- 您现在的位置：买卖IC网 > PDF目录97839 > 74HC4046AD/T3 (NXP SEMICONDUCTORS) PLL FREQUENCY SYNTHESIZER, PDSO16 PDF资料下载
参数资料
| 型号： | 74HC4046AD/T3 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, PDSO16 |
| 封装： | SOT-109, SOP-16 |
| 文件页数： | 18/34页 |
| 文件大小： | 442K |
| 代理商： | 74HC4046AD/T3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
1997 Nov 25
25
Philips Semiconductors
Product specication
Phase-locked-loop with VCO
74HC/HCT4046A
APPLICATION INFORMATION
This information is a guide for the approximation of values of external components to be used with the 74HC/HCT4046A
in a phase-lock-loop system.
References should be made to Figs 29, 30 and 31 as indicated in the table.
Values of the selected components should be within the following ranges:
R1
between 3 k
and 300 k;
R2
between 3 k
and 300 k;
R1 + R2 parallel value
> 2.7 k;
C1
greater than 40 pF.
SUBJECT
PHASE
COMPARATOR
DESIGN CONSIDERATIONS
VCO frequency characteristic
VCO frequency
without extra
offset
PC1, PC2 or PC3
With R2 =
∞ and R1 within the range 3 k< R1 < 300 k, the
characteristics of the VCO operation will be as shown in Fig.25.
(Due to R1, C1 time constant a small offset remains when R2 =
∞.).
Fig.25 Frequency characteristic of VCO operating without offset:
f0 = centre frequency; 2fL = frequency lock range.
Selection of R1 and C1
PC1
Given fo, determine the values of R1 and C1 using Fig.29.
PC2 or PC3
Given fmax and fo, determine the values of R1 and C1 using Fig.29, use
Fig.31 to obtain 2fL and then use this to calculate fmin.
相关PDF资料 |
PDF描述 |
|---|---|
| 74HC4067NB | 16-CHANNEL, SGL ENDED MULTIPLEXER, PDIP24 |
| 74HCT4067NB | 16-CHANNEL, SGL ENDED MULTIPLEXER, PDIP24 |
| 74HC5555D/T3 | SPECIALTY ANALOG CIRCUIT, PDSO16 |
| 74HCT4016DB-T | QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO14 |
| 74HCT4016PW-T | QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO14 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74HC4046AM | 制造商:HAR 功能描述:74HC4046 |
| 74HC4046AN | 功能描述:锁相环 - PLL PHASE LOCKED LOOP W/VCO RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| 74HC4046AN,652 | 功能描述:锁相环 - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| 74HC4046AN652 | 制造商:NXP Semiconductors 功能描述:IC PHASE LOCKED LOOP (PLL) VCO 21MHZ |
| 74HC4046APW | 功能描述:锁相环 - PLL PHASE LOCKED LOOP W/VCO RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。