参数资料
型号: A54SX08A-2CQ208
厂商: Electronic Theatre Controls, Inc.
元件分类: FPGA
英文描述: SX-A Family FPGAs
中文描述: 的SX - A系列FPGA的
文件页数: 64/108页
文件大小: 720K
代理商: A54SX08A-2CQ208
SX-A Family FPGAs
2-44
v5.1
Table 2-36
A54SX72A Timing Characteristics
(Worst-Case Commercial Conditions V
CCA
= 2.25 V, V
CCI
= 2.25 V, T
J
= 70°C)
Parameter
Description
–3 Speed
–2 Speed
–1 Speed
Std. Speed
–F Speed
Units
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
Dedicated (Hardwired) Array Clock Networks
t
HCKH
Input Low to High
(Pad to R-cell Input)
1.6
1.9
2.1
2.5
3.8
ns
t
HCKL
Input High to Low
(Pad to R-cell Input)
1.6
1.9
2.1
2.5
3.8
ns
t
HPWH
Minimum Pulse Width High
1.5
1.7
2.0
2.3
3.2
ns
t
HPWL
Minimum Pulse Width Low
1.5
1.7
2.0
2.3
3.2
ns
t
HCKSW
Maximum Skew
1.4
1.6
1.8
2.1
3.3
ns
t
HP
Minimum Period
3.0
3.4
4.0
4.6
6.4
ns
f
HMAX
Routed Array Clock Networks
Maximum Frequency
333
294
250
217
156
MHz
t
RCKH
Input Low to High (Light Load)
(Pad to R-cell Input)
2.3
2.6
2.9
3.4
4.8
ns
t
RCKL
Input High to Low (Light Load)
(Pad to R-cell Input)
2.8
3.2
3.7
4.3
6.0
ns
t
RCKH
Input Low to High (50% Load)
(Pad to R-cell Input)
2.4
2.8
3.2
3.7
5.2
ns
t
RCKL
Input High to Low (50% Load)
(Pad to R-cell Input)
2.9
3.3
3.8
4.5
6.2
ns
t
RCKH
Input Low to High (100% Load)
(Pad to R-cell Input)
2.6
3.0
3.4
4.0
5.6
ns
t
RCKL
Input High to Low (100% Load)
(Pad to R-cell Input)
3.1
3.6
4.0
4.7
6.6
ns
t
RPWH
Minimum Pulse Width High
1.5
1.7
2.0
2.3
3.2
ns
t
RPWL
Minimum Pulse Width Low
1.5
1.7
2.0
2.3
3.2
ns
t
RCKSW
Maximum Skew (Light Load)
1.9
2.2
2.5
3.0
4.1
ns
t
RCKSW
Maximum Skew (50% Load)
1.8
2.1
2.4
2.8
3.9
ns
t
RCKSW
Quadrant Array Clock Networks
Maximum Skew (100% Load)
1.8
2.1
2.4
2.8
3.9
ns
t
QCKH
Input Low to High (Light Load)
(Pad to R-cell Input)
2.6
3.0
3.4
4.0
5.6
ns
t
QCHKL
Input High to Low (Light Load)
(Pad to R-cell Input)
2.6
3.0
3.3
3.9
5.5
ns
t
QCKH
Input Low to High (50% Load)
(Pad to R-cell Input)
2.8
3.2
3.6
4.3
6.0
ns
t
QCHKL
Input High to Low (50% Load)
(Pad to R-cell Input)
2.8
3.2
3.6
4.2
5.9
ns
t
QCKH
Input Low to High (100% Load)
(Pad to R-cell Input)
3.0
3.4
3.9
4.6
6.4
ns
相关PDF资料
PDF描述
A54SX16A-2CQ208 SX-A Family FPGAs
A54SX72A-2CQ208 SX-A Family FPGAs
A54SX32A-2CQ208 SX-A Family FPGAs
A54SX08A-2CQ208A SX-A Family FPGAs
A54SX16A-2CQ208A SX-A Family FPGAs
相关代理商/技术参数
参数描述
A54SX08A-2CQ208A 制造商:未知厂家 制造商全称:未知厂家 功能描述:SX-A Family FPGAs
A54SX08A-2CQ208B 制造商:未知厂家 制造商全称:未知厂家 功能描述:SX-A Family FPGAs
A54SX08A-2CQ208I 制造商:未知厂家 制造商全称:未知厂家 功能描述:SX-A Family FPGAs
A54SX08A-2CQ208M 制造商:未知厂家 制造商全称:未知厂家 功能描述:SX-A Family FPGAs
A54SX08A-2FG144 功能描述:IC FPGA SX 12K GATES 144-FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:SX-A 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA(17x17)