参数资料
| 型号： | SC16C650BIB48,128 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 2/48页 |
| 文件大小： | 0K |
| 描述： | IC UART SOT313-2 |
| 标准包装： | 2,000 |
| 通道数： | 1，UART |
| FIFO's： | 32 字节 |
| 电源电压： | 2.5V，3.3V，5V |
| 带自动流量控制功能： | 是 |
| 带IrDA 编码器/解码器： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 带卷 (TR) |
| 其它名称： | 935274391128 SC16C650BIB48-F SC16C650BIB48-F-ND |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
SC16C650B_4
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 14 September 2009
10 of 48
NXP Semiconductors
SC16C650B
UART with 32-byte FIFOs and IrDA encoder/decoder
data is delivered to the external CPU. An interrupt is generated whenever the Receive
Holding Register (RHR) has not been read following the loading of a character or the
receive trigger level has not been reached.
6.3 Hardware ow control
When automatic hardware ow control is enabled, the SC16C650B monitors the CTS pin
for a remote buffer overow indication and controls the RTS pin for local buffer overows.
Automatic hardware ow control is selected by setting EFR[6] (RTS) and EFR[7] (CTS) to
a logic 1. If CTS changes from a logic 0 to a logic 1 indicating a ow control request,
ISR[5] will be set to a logic 1 (if enabled via IER[6,7]), and the SC16C650B will suspend
TX transmissions as soon as the stop bit of the character in process is shifted out.
Transmission is resumed after the CTS input returns to a logic 0, indicating more data may
be sent.
With the auto-RTS function enabled, an interrupt is generated when the receive FIFO
reaches the programmed trigger level. The RTS pin will not be forced to a logic 1 (RTS
off), until the receive FIFO reaches the next trigger level. However, the RTS pin will return
to a logic 0 after the data buffer (FIFO) is unloaded to the next trigger level below the
programmed trigger level. However, under the above described conditions, the
SC16C650B will continue to accept data until the receive FIFO is full.
6.4 Software ow control
When software ow control is enabled, the SC16C650B compares one or two sequential
receive data characters with the programmed Xon or Xoff character value(s). If received
character(s) match the programmed Xoff values, the SC16C650B will halt transmission
(TX) as soon as the current character(s) has completed transmission. When a match
occurs, the receive ready (if enabled via Xoff IER[5]) ags will be set and the interrupt
output pin (if receive interrupt is enabled) will be activated. Following a suspension due to
a match of the Xoff characters’ values, the SC16C650B will monitor the receive data
stream for a match to the Xon1, Xon2 character value(s). If a match is found, the
SC16C650B will resume operation and clear the ags (ISR[4]).
Reset initially sets the contents of the Xon/Xoff 8-bit ow control registers to a logic 0.
Following reset, the user can write any Xon/Xoff value desired for software ow control.
Different conditions can be set to detect Xon/Xoff characters and suspend/resume
transmissions. When double 8-bit Xon/Xoff characters are selected, the SC16C650B
compares two consecutive receive characters with two software ow control 8-bit values
(Xon1, Xon2, Xoff1, Xoff2) and controls TX transmissions accordingly. Under the above
described ow control mechanisms, ow control characters are not placed (stacked) in the
user accessible RX data buffer or FIFO. When using a software ow control the Xon/Xoff
characters cannot be used for data transfer.
Table 4.
Flow control mechanism
Selected trigger level
(characters)
INT pin activation
Negate RTS or
send Xoff
Assert RTS or
send Xon
88
8
0
16
7
24
15
28
23
相关PDF资料 |
PDF描述 |
|---|---|
| AT32UC3L016-ZAUR | IC MCU AVR32 16K FLASH 48VQFN |
| ATMEGA88-15MZ | MCU AVR 8K FLASH 15MHZ 32-QFN |
| ATMEGA168P-20MQR | MCU AVR 16K FLASH 20MHZ 32-QFN |
| ATMEGA164A-MCHR | IC MCU AVR 16K 20MHZ 44QFN |
| SC16C2550BIBS,151 | IC UART DUAL W/FIFO 32-HVQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD524CD/+ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Instrumentation Amp， Pin-Programmable |
| AD524CDZ | 功能描述:IC AMP INST 1MHZ PREC LN 16CDIP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:- 放大器类型:通用 电路数:4 输出类型:- 转换速率:0.6 V/µs 增益带宽积:1MHz -3db带宽:- 电流 - 输入偏压:45nA 电压 - 输入偏移:2000µV 电流 - 电源:1.4mA 电流 - 输出 / 通道:40mA 电压 - 电源，单路/双路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:带卷 (TR) 其它名称:LM324ADTBR2G-NDLM324ADTBR2GOSTR |
| AD524CE | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD524S | 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Instrumentation Amplifier |
| AD524SCHIPS | 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Instrumentation Amplifier |
发布紧急采购，3分钟左右您将得到回复。