参数资料
型号: SC16C650BIB48,128
厂商: NXP Semiconductors
文件页数: 20/48页
文件大小: 0K
描述: IC UART SOT313-2
标准包装: 2,000
通道数: 1,UART
FIFO's: 32 字节
电源电压: 2.5V,3.3V,5V
带自动流量控制功能:
带IrDA 编码器/解码器:
带故障启动位检测功能:
带调制解调器控制功能:
带CMOS:
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-LQFP(7x7)
包装: 带卷 (TR)
其它名称: 935274391128
SC16C650BIB48-F
SC16C650BIB48-F-ND
SC16C650B_4
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 14 September 2009
27 of 48
NXP Semiconductors
SC16C650B
UART with 32-byte FIFOs and IrDA encoder/decoder
7.9 Scratchpad Register (SPR)
The SC16C650B provides a temporary data register to store 8 bits of user information.
7.10 Enhanced Feature Register (EFR)
Enhanced features are enabled or disabled using this register.
Bits 0 through 4 provide single or dual character software ow control selection. When the
Xon1 and Xon2 and/or Xoff1 and Xoff2 modes are selected, the double 8-bit words are
concatenated into two sequential numbers.
Table 22.
Enhanced Feature Register bits description
Bit
Symbol
Description
7
EFR[7]
Automatic CTS ow control.
logic 0 = Automatic CTS ow control is disabled (normal default condition)
logic 1 = enable Automatic CTS ow control. Transmission will stop when
CTS goes to a logic 1. Transmission will resume when the CTS pin returns to
a logic 0.
6
EFR[6]
Automatic RTS ow control. Automatic RTS may be used for hardware ow
control by enabling EFR[6]. When Auto-RTS is selected, an interrupt will be
generated when the receive FIFO is lled to the programmed trigger level and
RTS will go to a logic 1 at the next trigger level. RTS will return to a logic 0 when
data is unloaded below the next lower trigger level (programmed trigger level 1).
The state of this register bit changes with the status of the hardware ow
control. RTS functions normally when hardware ow control is disabled.
0 = Automatic RTS ow control is disabled (normal default condition)
1 = enable Automatic RTS ow control
5
EFR[5]
Special Character Detect.
logic 0 = special character detect disabled (normal default condition)
logic 1 = special character detect enabled. The SC16C650B compares each
incoming receive character with Xoff2 data. If a match exists, the received
data will be transferred to FIFO and ISR[4] will be set to indicate detection of
special character. Bit 0 in the X-registers corresponds with the LSB bit for the
receive character. When this feature is enabled, the normal software ow
control must be disabled (EFR[3:0] must be set to a logic 0).
4
EFR[4]
Enhanced function control bit. The content of IER[7:4], ISR[5:4], FCR[5:4], and
MCR[7:5] can be modied and latched. After modifying any bits in the
enhanced registers, EFR[4] can be set to a logic 0 to latch the new values. This
feature prevents existing software from altering or overwriting the SC16C650B
enhanced functions.
logic 0 = disable (normal default condition)
logic 1 = enable
3:0
EFR[3:0]
Cont-3:0 Tx, Rx control. Logic 0 or cleared is the default condition.
Combinations of software ow control can be selected by programming these
bits. See Table 23.
相关PDF资料
PDF描述
AT32UC3L016-ZAUR IC MCU AVR32 16K FLASH 48VQFN
ATMEGA88-15MZ MCU AVR 8K FLASH 15MHZ 32-QFN
ATMEGA168P-20MQR MCU AVR 16K FLASH 20MHZ 32-QFN
ATMEGA164A-MCHR IC MCU AVR 16K 20MHZ 44QFN
SC16C2550BIBS,151 IC UART DUAL W/FIFO 32-HVQFN
相关代理商/技术参数
参数描述
AD524CD/+ 制造商:未知厂家 制造商全称:未知厂家 功能描述:Instrumentation Amp, Pin-Programmable
AD524CDZ 功能描述:IC AMP INST 1MHZ PREC LN 16CDIP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:- 放大器类型:通用 电路数:4 输出类型:- 转换速率:0.6 V/µs 增益带宽积:1MHz -3db带宽:- 电流 - 输入偏压:45nA 电压 - 输入偏移:2000µV 电流 - 电源:1.4mA 电流 - 输出 / 通道:40mA 电压 - 电源,单路/双路(±):3 V ~ 32 V,±1.5 V ~ 16 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-TSSOP(0.173",4.40mm 宽) 供应商设备封装:14-TSSOP 包装:带卷 (TR) 其它名称:LM324ADTBR2G-NDLM324ADTBR2GOSTR
AD524CE 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD524S 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Instrumentation Amplifier
AD524SCHIPS 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Instrumentation Amplifier