收藏本站
参数资料
型号： AD7265BCPZ-REEL7
厂商： Analog Devices Inc
文件页数： 13/29页
文件大小： 0K
描述： IC ADC 12BIT 3CHAN 1MSPS 32LFCSP
设计资源： AD7265 in Differential and Single-Ended Configurations Using AD8022 (CN0048)
标准包装： 1,500
位数： 12
采样率（每秒）： 1M
数据接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
转换器数目： 2
功率耗散（最大）： 21mW
电压电源： 模拟和数字
工作温度： -40°C ~ 125°C
安装类型： 表面贴装
封装/外壳： 32-VFQFN 裸露焊盘，CSP
供应商设备封装： 32-LFCSP-VQ
包装： 带卷 (TR)
输入数目和类型： 12 个单端，单极；6 个差分，单极；6 个伪差分，单极
AD7265
Rev. A | Page 19 of 28
MODES OF OPERATION
Once 32 SCLK cycles have elapsed, the D
The mode of operation of the AD7265 is selected by controlling
the (logic) state of the
OUT
line returns to
three-state on the 32
CS signal during a conversion. There are
three possible modes of operation: normal mode, partial power-
down mode, and full power-down mode. After a conversion is
initiated, the point at which
CS
SCLK falling edge. If
nd
is brought high
prior to this, the DOUT line returns to three-state at that point.
Therefore, CS may idle low after 32 SCLK cycles until it is
brought high again sometime prior to the next conversion
(effectively idling
CS is pulled high determines which
power-down mode, if any, the device enters. Similarly, if already
in a power-down mode,
CS low), if so desired, because the bus still
returns to three-state upon completion of the dual result read.
CS can control whether the device
returns to normal operation or remains in power-down. These
modes of operation are designed to provide flexible power
management options. These options can be chosen to optimize
the power dissipation/throughput rate ratio for differing
application requirements.
Once a data transfer is complete and D
A and D
OUT
B have
returned to three-state, another conversion can be initiated after
the quiet time, t
CS
NORMAL MODE
This mode is intended for applications that need the fastest
throughput rates because the user does not have to worry about
any power-up times with the AD7265 remaining fully powered
at all times. Figure 34 shows the general diagram of the
operation of the AD7265 in this mode.
SCLK
LEADING ZEROS + CONVERSION RESULT
CS
DOUTA
DOUTB
1
10
14
04674-029
Figure 34. Normal Mode Operation
The conversion is initiated on the falling edge of CS, as
described in the Serial Interface section. To ensure that the part
remains fully powered up at all times, CS must remain low until
at least 10 SCLK falling edges have elapsed after the falling edge
of CS. If CS is brought high any time after the 10th SCLK falling
edge but before the 14th SCLK falling edge, the part remains
powered up, but the conversion is terminated and DOUTA and
DOUTB go back into three-state. Fourteen serial clock cycles are
required to complete the conversion and access the conversion
result. The DOUT line does not return to three-state after 14
SCLK cycles have elapsed, but instead does so when CS is
brought high again. If CS is left low for another 2 SCLK cycles
(for example, if only a 16 SCLK burst is available), two trailing
zeros are clocked out after the data. If CS is left low for a further
14 (or 16) SCLK cycles, the result from the other ADC on board
is also accessed on the same DOUT line, as shown in Figure 42
(see the Serial Interface section).
QUIET
, has elapsed by bringing
low again
(assuming the required acquisition time is allowed).
PARTIAL POWER-DOWN MODE
This mode is intended for use in applications where slower
throughput rates are required. Either the ADC is powered down
between each conversion, or a series of conversions may be
performed at a high throughput rate, and the ADC is then
powered down for a relatively long duration between these
bursts of several conversions. When the AD7265 is in partial
power-down, all analog circuitry is powered down except for
the on-chip reference and reference buffer.
To enter partial power-down mode, the conversion process
must be interrupted by bringing CS high anywhere after the
second falling edge of SCLK and before the 10th falling edge of
SCLK, as shown in
CS
Figure 35. Once
is brought high in this
window of SCLKs, the part enters partial power-down, the
conversion that was initiated by the falling edge of CS is
terminated, and DOUTA and D
B go back into three-state. If
OUT
CS is brought high before the second SCLK falling edge, the
part remains in normal mode and does not power down. This
avoids accidental power-down due to glitches on the CS line.
SCLK
THREE-STATE
CS
DOUTA
DOUTB
11
10
4
2
04674-030
Figure 35. Entering Partial Power-Down Mode
相关PDF资料
PDF描述
AD9283BRSZ-RL80 IC ADC 8BIT 80MSPS 3V 20-SSOP
VE-24M-IU-S CONVERTER MOD DC/DC 10V 200W
VI-2WF-MX-S CONVERTER MOD DC/DC 72V 75W
MS27468E17F6B CONN HSG RCPT 6POS JAMNUT SCKT
VI-B3W-IW-B1 CONVERTER MOD DC/DC 5.5V 100W
相关代理商/技术参数
参数描述
AD7265BSU 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
AD7265BSUZ 功能描述:IC ADC 12BIT 3CHAN 1MSPS 32TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
AD7265BSUZ-REEL 功能描述:IC ADC 12BIT 3CHAN 1MSPS 32TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率（每秒）:15 数据接口:MICROWIRE?，串行，SPI? 转换器数目:1 功率耗散（最大）:480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN（5x7） 包装:带卷 (TR) 输入数目和类型:16 个单端，双极；8 个差分，双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7265BSUZ-REEL7 功能描述:IC ADC 12BIT 3CHAN 1MSPS 32TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极
AD7266 制造商:Analog Devices 功能描述:- Bulk
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*