- 您现在的位置：买卖IC网 > PDF目录10346 > AD7441BRTZ-REEL7 (Analog Devices Inc)IC ADC 10BIT W/DIFF INP SOT-23-8 PDF资料下载
参数资料
| 型号： | AD7441BRTZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/25页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT W/DIFF INP SOT-23-8 |
| 标准包装： | 1 |
| 位数： | 10 |
| 采样率（每秒）： | 1M |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 9.25mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | SOT-23-8 |
| 供应商设备封装： | SOT-23-8 |
| 包装： | 标准包装 |
| 输入数目和类型： | 1 个伪差分，单极 |
| 其它名称： | AD7441BRTZ-REEL7DKR |
AD7441/AD7451
Rev. D | Page 19 of 24
CS
SCLK
SDATA
1
10
16
1
10
16
A
THIS PART IS FULLY POWERED
UP WITH VIN FULLY ACQUIRED
PART BEGINS
TO POWER UP
INVALID DATA
VALID DATA
tPOWER-UP
03
15
3-
0
31
Figure 31. Exiting Power-Down Mode
If CS is brought high before the 10th falling edge of SCLK, the
AD7441/AD7451 again go back into power-down. This avoids
accidental power-up due to glitches on the CS line or an inad-
vertent burst of eight SCLK cycles while CS is low. So although
the device may begin to power up on the falling edge of CS, it
again powers down on the rising edge of CS as long as it occurs
before the 10th SCLK falling edge.
Power-Up Time
The power-up time of the AD7441/AD7451 is typically 1 μs,
which means that with any frequency of SCLK up to 18 MHz,
one dummy cycle is always sufficient to allow the device to
power up. Once the dummy cycle is complete, the ADC is fully
powered up and the input signal is acquired properly. The quiet
time, tQUIET, must still be allowed—from the point at which the
bus goes back into three-state after the dummy conversion to
the next falling edge of CS.
When running at the maximum throughput rate of 1 MSPS,
the AD7441/AD7451 power up and acquire a signal within
±0.5 LSB in one dummy cycle, that is, 1 μs. When powering up
from the power-down mode with a dummy cycle, as in Figure 31,
the track-and-hold, which was in hold mode while the part was
powered down, returns to track mode after the first SCLK edge
the part receives after the falling edge of CS. This is shown as
Point A in
Although at any SCLK frequency one dummy cycle is sufficient
to power up the device and acquire VIN, it does not necessarily
mean that a full dummy cycle of 16 SCLKs must always elapse
to power up the device and acquire VIN fully; 1 μs is sufficient to
power up the device and acquire the input signal.
For example, when a 5 MHz SCLK frequency is applied to the
ADC, the cycle time is 3.2 μs (that is, 1/(5 MHz) × 16). In one
dummy cycle, 3.2 μs, the part is powered up, and VIN is acquired
fully. However, after 1 μs with a five MHz SCLK, only five SCLK
cycles elapse. At this stage, the ADC is fully powered up and the
signal acquired. Therefore, in this case, the CS can be brought
high after the 10th SCLK falling edge and brought low again
after a time, tQUIET, to initiate the conversion.
When power supplies are first applied to the AD7441/AD7451,
the ADC can power up either in power-down mode or normal
mode. For this reason, it is best to allow a dummy cycle to elapse
to ensure that the part is fully powered up before attempting a
valid conversion. Likewise, if the user wants the part to power
up in power-down mode, then the dummy cycle can be used to
ensure the device is in power-down mode by executing a cycle
such as that shown in Figure 30. Once supplies are applied to
the AD7441/AD7451, the power-up time is the same as that
when powering up from power-down mode. It takes approxi-
mately 1 μs to power up fully in normal mode. It is not necessary
to wait 1 μs before executing a dummy cycle to ensure the
desired mode of operation. Instead, the dummy cycle can
occur directly after power is supplied to the ADC. If the first
valid conversion is then performed directly after the dummy
conversion, care must be taken to ensure that adequate
acquisition time has been allowed.
As mentioned earlier, when powering up from the power-down
mode, the part returns to track mode upon the first SCLK edge
applied after the falling edge of CS. However, when the ADC
powers up initially after supplies are applied, the track-and-
hold is already in track mode. This means (assuming one has
the facility to monitor the ADC supply current) that if the ADC
powers up in the desired mode of operation, a dummy cycle is
not required to change mode. Thus, a dummy cycle is also not
required to place the track-and-hold into track.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX9725AETC+T | IC AMP AUDIO .025W STER 12TQFN |
| MS27656T13B8P | CONN RCPT 8POS WALL MNT W/PINS |
| MS27656E13B8P | CONN RCPT 8POS WALL MNT W/PINS |
| MAX9725BETC+T | IC AMP AUDIO .025W STER 12TQFN |
| VI-B1T-MW-S | CONVERTER MOD DC/DC 6.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD744AH | 制造商:Analog Devices 功能描述:OP Amp Single GP 制造商:Rochester Electronics LLC 功能描述:PRECISION BIPOLAR OP AMP - Bulk |
| AD744AQ | 功能描述:IC OPAMP BIFET 13MHZ PREC 8CDIP RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:150 系列:- 放大器类型:音频 电路数:2 输出类型:- 转换速率:5 V/µs 增益带宽积:12MHz -3db带宽:- 电流 - 输入偏压:100nA 电压 - 输入偏移:500µV 电流 - 电源:6mA 电流 - 输出 / 通道:50mA 电压 - 电源，单路/双路(±):4 V ~ 32 V，±2 V ~ 16 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:8-TSSOP 包装:管件 |
| AD744AQ/+ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Voltage-Feedback Operational Amplifier |
| AD744AR | 制造商:AD 制造商全称:Analog Devices 功能描述:Precision, 500 ns Settling BiFET Op Amp |
| AD744BQ | 功能描述:IC OPAMP BIFET 13MHZ PREC 8CDIP RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:Excalibur™ 放大器类型:J-FET 电路数:1 输出类型:- 转换速率:45 V/µs 增益带宽积:10MHz -3db带宽:- 电流 - 输入偏压:20pA 电压 - 输入偏移:490µV 电流 - 电源:1.7mA 电流 - 输出 / 通道:48mA 电压 - 电源，单路/双路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。