参数资料
型号: LTC4253AIGN#TRPBF
厂商: Linear Technology
文件页数: 10/34页
文件大小: 383K
描述: IC HOT SWAP CONTRLR -48V 16-SSOP
标准包装: 2,500
类型: 热交换控制器
应用: 通用
内部开关:
电源电压: 8.2 V ~ 14.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-SSOP(0.154",3.90mm 宽)
供应商设备封装: 16-SSOP
包装: 带卷 (TR)
LTC4253/LTC4253A
10
425353aff
For more information www.linear.com/4253
PIN FUNCTIONS
TIMER (Pin 13): Timer Input. Timer is used to generate 
an initial timing delay at start-up, and to delay shutdown
in the event of an output overload (circuit breaker fault).
Timer starts an initial timing cycle when the following
conditions are met: RESET is low, UV is high, OV is low,
V
IN
 clears UVLO, TIMER pin is low, GATE pin is lower
than V
GATEL
, SS < 0.2V , and V
SENSE
 V
EE
 < V
CB
. A pull-up
current of 5礎 then charges C
T
, generating a time delay.
If C
T
 charges to V
TMRH
 (4V), the timing cycle terminates.
TIMER quickly pulls low and GATE is activated.
If SENSE exceeds 50mV while GATE is high, a circuit breaker
cycle begins with a 200礎 pull-up current charging C
T
. If
DRAIN is approximately 7V (6V for the LTC4253A) dur-
ing this cycle, the timer pull-up has an additional current
of 8 " I
DRN
. If SENSE drops below 50mV before TIMER
reaches 4V , a 5礎 pull-down current slowly discharges
the C
T
. In the event that C
T
 eventually integrates up to
the V
TMRH
(4V) threshold, the circuit breaker trips, GATE
quickly pulls low and PWRGD1 pulls high. TIMER latches
high with a 5礎 pull-up source. This latched fault may be
cleared by driving RESET high until TIMER is pulled low.
Other ways of clearing the fault include pulling the V
IN
 pin
momentarily below (V
LKO
 V
LKH
), pulling TIMER low with
an external device or pulling UV below 2.925V (2.756V
for the LTC4253A).
SQTIMER (Pin 14): Sequencing Timer Input. The sequenc-
ing timer provides a delay t
SQT
 for the power good sequenc-
ing. This delay is adjusted by connecting an appropriate
capacitor to this pin. If the SQTIMER capacitor is omitted,
the SQTIMER pin ramps from 0V to 4V in about 300祍.
EN3 (Pin 15): Power Good Status Output Three Enable. 
This is a TTL compatible input that is used to control the
PWRGD3 output. When EN3 is driven low, PWRGD3 will
go high. When EN3 is driven high, PWRGD3 will go low
provided PWRGD2 has been active for for more than one
power good sequence delay (t
SQT
). EN3 can be used to
control the power good sequence. This pin is internally
pulled low by a 120礎 current source.
PWRGD3 (Pin 16): Power Good Status Output Three. 
Power good sequence starts with PWRGD1 latching active
low. PWRGD3 will latch active low after EN3 goes high
and after one power good sequence delay t
SQT 
provided
by the sequencing timer from the time PWRGD2 goes
low, whichever comes later. PWRGD3 is reset by PWRGD1
going high or EN3 going low. This pin is internally pulled
high by a 50礎 current source.
相关PDF资料
PDF描述
MIC3775-1.5BMM TR IC REG LDO 1.5V .75A 8-MSOP
EBM22DRXS CONN EDGECARD 44POS DIP .156 SLD
TOP225YN IC OFFLINE SWIT PWM OCP HV TO220
ESA43DRMD CONN EDGECARD 86POS .125 SQ WW
ECM12DRXI CONN EDGECARD 24POS DIP .156 SLD
相关代理商/技术参数
参数描述
AD760AN 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital-to-Analog Converter
AD760AP 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital-to-Analog Converter
AD760AQ 功能描述:IC DAC 16BIT W/AMP SRL 28-CDIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:DACPORT® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散(最大):- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压,单极 采样率(每秒):* 产品目录页面:1398 (CN2011-ZH PDF)
AD760SQ 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital-to-Analog Converter
AD7610 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC