- 您现在的位置：买卖IC网 > PDF目录19716 > LTC4253AIGN#TRPBF (Linear Technology)IC HOT SWAP CONTRLR -48V 16-SSOP PDF资料下载
参数资料
| 型号： | LTC4253AIGN#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 18/34页 |
| 文件大小： | 383K |
| 描述： | IC HOT SWAP CONTRLR -48V 16-SSOP |
| 标准包装： | 2,500 |
| 类型： | 热交换控制器 |
| 应用： | 通用 |
| 内部开关： | 无 |
| 电源电压： | 8.2 V ~ 14.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
LTC4253/LTC4253A
18
425353aff
For more information www.linear.com/4253
APPLICATIONS INFORMATION
POWER GOOD SEQUENCING
After the initial TIMER cycle, GATE ramps up to turn on
the external MOSFET which in turn pulls DRAIN low.
When GATE is within 2.8V of V
IN
and DRAIN is lower than
V
DRNL
, the power good sequence starts with PWRGD1 pull-
ing active low. This starts off a 5礎 pull-up on the SQTIMER
pin which ramps up until it reaches the 4V threshold then
pulls low. When the SQTIMER pin floats, this delay t
SQT
is
about 300祍. Connecting an external capacitor C
SQ
from
SQTIMER to V
EE
modifies the delay to:
t
SQT
=
4V C
SQ
5礎
(5)
PWRGD2 asserts when EN2 goes high and PWRGD1 has
asserted for more than one t
SQT
. When PWRGD2 suc-
cessfully pulls low, SQTIMER ramps up on another delay
cycle. PWRGD3 asserts when EN2 and EN3 go high and
PWRGD2 has asserted for more than one t
SQT
.
All three PWRGD signals are reset in UVLO, in UV condi-
tion, if RESET is high or when C
T
charges up to 4V . In
addition, PWRGD2 is reset by EN2 going low. PWRGD3 is
reset by EN2 or EN3 going low. An overvoltage condition
has no effect on the PWRGD flags. A 50礎 current pulls
each PWRGD pin high when reset. As power modules
signal common are different from PWRGD, optoisolation
is recommended. These three pins can sink an optodiode
current. Figure 17 shows an NPN configuration for the
PWRGD interface. A limiting base resistor should be used
for each NPN and the module enable input should have
protection from negative bias current.
SOFT-START
Soft-start is effective in limiting the inrush current during
GATE start-up. Unduly long soft-start intervals can exceed
the MOSFETs SOA duration if powering-up into an active
load. When the SS pin floats, an internal current source
ramps SS from 0V to 2.2V in about 300祍 (0V to 1.4V in
about 200祍 for the LTC4253A). Connecting an external
capacitor, C
SS
, from SS to ground modifies the ramp to
approximate an RC response of:
V
SS
(t)H V
SS
1 e
t
R
SS
C
SS
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
(6)
An internal resistor divider (95k/5k for the LTC4253 and
47.5k/2.5k for the LTC4253A) scales V
SS
(t) down by 20
times to give the analog current limit threshold:
V
ACL
(t)=
V
SS
(t)
20
V
OS
(7)
This allows the inrush current to be limited to V
ACL
(t)/R
S
.
The offset voltage, V
OS
(10mV), ensures C
SS
is sufficiently
discharged and the ACL amplifier is in current limit mode
before GATE start-up. SS is discharged low during UVLO
at V
IN
, UV , OV , during the initial timing cycle, a latched
circuit breaker fault or the RESET pin going high.
GATE
GATE is pulled low to V
EE
under any of the following condi-
tions: in UVLO, when RESET pulls high, in an undervoltage
condition, in an overvoltage condition, during the initial
timing cycle or a latched circuit breaker fault. When GATE
turns on, a 50礎 current source charges the MOSFET gate
and any associated external capacitance. V
IN
limits the
gate drive to no more than 14.5V .
Gate-drain capacitance (C
GD
) feedthrough at the first
abrupt application of power can cause a gate-source
voltage sufficient to turn on the MOSFET . A unique circuit
pulls GATE low with practically no usable voltage at V
IN
and eliminates current spikes at insertion. A large external
gate-source capacitor is thus unnecessary for the purpose
of compensating C
GD
. Instead, a smaller value (e10nF)
capacitor C
C
is adequate. C
C
also provides compensation
for the analog current limit loop.
GATE has two comparators: the GATE low comparator looks
for <0.5V threshold prior to initial timing; the GATE high
comparator looks for <2.8V relative to V
IN
and, together
with DRAIN low comparator, sets PWRGD1 output during
GATE start-up.
相关PDF资料 |
PDF描述 |
|---|---|
| MIC3775-1.5BMM TR | IC REG LDO 1.5V .75A 8-MSOP |
| EBM22DRXS | CONN EDGECARD 44POS DIP .156 SLD |
| TOP225YN | IC OFFLINE SWIT PWM OCP HV TO220 |
| ESA43DRMD | CONN EDGECARD 86POS .125 SQ WW |
| ECM12DRXI | CONN EDGECARD 24POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD760AN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AQ | 功能描述:IC DAC 16BIT W/AMP SRL 28-CDIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:DACPORT® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压，单极 采样率（每秒）:* 产品目录页面:1398 (CN2011-ZH PDF) |
| AD760SQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital-to-Analog Converter |
| AD7610 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC |
发布紧急采购，3分钟左右您将得到回复。