- 您现在的位置：买卖IC网 > PDF目录19716 > LTC4253AIGN#TRPBF (Linear Technology)IC HOT SWAP CONTRLR -48V 16-SSOP PDF资料下载
参数资料
| 型号： | LTC4253AIGN#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 25/34页 |
| 文件大小： | 383K |
| 描述： | IC HOT SWAP CONTRLR -48V 16-SSOP |
| 标准包装： | 2,500 |
| 类型： | 热交换控制器 |
| 应用： | 通用 |
| 内部开关： | 无 |
| 电源电压： | 8.2 V ~ 14.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
LTC4253/LTC4253A
25
425353aff
For more information www.linear.com/4253
APPLICATIONS INFORMATION
V
UVHI
(V
UV
for the LTC4253A). In addition, the internal logic
checks for OV < V
OVHI
(V
OV
for the LTC4253A), RESET <
0.8V , GATE < V
GATEL
,
SENSE < V
CB
, SS < 20 " V
OS
and
TIMER?燰
TMRL
. When all conditions are met, initial timing
starts and the TIMER capacitor is charged by a 5礎 current
source pull-up. At time point 3, TIMER reaches the V
TMRH
threshold and the initial timing cycle terminates. The TIMER
capacitor is quickly discharged. At time point?, the V
TMRL
threshold is reached and the conditions of GATE?燰
GATEL
,
SENSE?燰
CB
and SS??0 " V
OS
must be satisfied before
the GATE start-up cycle begins. SS ramps up as dictated
by R
SS
" C
SS
; GATE is held low by the analog current
limit amplifier until SS crosses 20 " V
OS
. Upon releasing
GATE, 50礎 sources into the external MOSFET gate and
compensation network. When the GATE voltage reaches
the MOSFETs threshold, current begins flowing into the
load capacitor at time point 5. At time point 6, load current
reaches SS control level and the analog current limit loop
activates. Between time points 6 and 8, the GATE voltage
is servoed and the SENSE voltage is regulated at V
ACL
(t)
and soft-start limits the slew rate of the load current. If the
SENSE voltage (V
SENSE
V
EE
) reaches the V
CB
threshold
at time point 7, the circuit breaker TIMER activates. The
TIMER capacitor, C
T
is charged by a (200礎???營
DRN
)
current pull-up. As the load capacitor nears full charge,
load current begins to decline. At point?, the load cur-
rent falls and the SENSE voltage drops below V
ACL
(t).
The analog current limit loop shuts off and the GATE pin
ramps further. At time point 9, the SENSE voltage drops
below V
CB
and the fault TIMER ends, followed by a 5礎
discharge current source (cool-off). When GATE ramps
past V
GATEH
threshold at time point A, PWRGD1 pulls low,
starting off the PWRGD sequence. PWRGD2 pulls low at
time point C when EN2 is high and PWRGD1 is low for
more than one t
SQT
. PWRGD3 pulls low at time point D
when EN2 and EN3 is high and PWRGD2 is low for more
than one t
SQT
. At time point B, GATE reaches its maximum
voltage as determined by V
IN
.
Undervoltage Timing
In Figure 10 when the UV pin drops below V
UVLO
(V
UV
V
UVHST
for the LTC4253A) at time point 1, the LTC4253/
LTC4253A shut down with TIMER, SS and GATE pulled
low. If current has been flowing, the SENSE pin voltage
decreases to zero as GATE collapses. When UV recovers
and clears V
UVHI
(V
UV
for the LTC4253A) at time point 2,
an initial time cycle begins followed by a start-up cycle.
V
IN
Undervoltage Lockout Timing
V
IN
undervoltage lockout comparator, UVLO has a similar
timing behavior as the UV pin timing except it looks at
V
IN
< (V
LKO
?燰
LKH
) to shut down and V
IN
> V
LKO
to start.
In an undervoltage lockout condition, both UV and OV
comparators are held off. When V
IN
exits undervoltage
lockout, the UV and OV comparators are enabled.
Overvoltage Timing
During normal operation, if the OV pin exceeds V
OVHI
(V
OV
for the LTC4253A) as shown at time point? of Fig-
ure 11, the TIMER and PWRGD status are unaffected; SS
and GATE pull down; load disconnects. At time point 2,
OV recovers and drops below the V
OVLO
(V
OV
V
OVHST
for the LTC4253A) threshold; GATE start-up begins. If
the overvoltage glitch is long enough to deplete the load
capacitor, time points? through 7 may occur.
Circuit Breaker Timing
In Figure 12a, the TIMER capacitor charges at 200礎 if
the SENSE pin exceeds V
CB
but V
DRN
is less than 5V . If
the SENSE pin returns below V
CB
before TIMER reaches
the V
TMRH
threshold, TIMER is discharged by 5礎. In
Figure?12b, when TIMER exceeds V
TMRH
, GATE pulls
down immediately and the chip shuts down. In Figure?2c,
multiple momentary faults cause the TIMER capacitor to
integrate and reach V
TMRH
followed by GATE pull down
and the chip shuts down. During chip shutdown, the
LTC4253/LTC4253A latch TIMER high with a 5礎 pull-up
current source.
相关PDF资料 |
PDF描述 |
|---|---|
| MIC3775-1.5BMM TR | IC REG LDO 1.5V .75A 8-MSOP |
| EBM22DRXS | CONN EDGECARD 44POS DIP .156 SLD |
| TOP225YN | IC OFFLINE SWIT PWM OCP HV TO220 |
| ESA43DRMD | CONN EDGECARD 86POS .125 SQ WW |
| ECM12DRXI | CONN EDGECARD 24POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD760AN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AQ | 功能描述:IC DAC 16BIT W/AMP SRL 28-CDIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:DACPORT® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压，单极 采样率（每秒）:* 产品目录页面:1398 (CN2011-ZH PDF) |
| AD760SQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital-to-Analog Converter |
| AD7610 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC |
发布紧急采购，3分钟左右您将得到回复。