- 您现在的位置：买卖IC网 > PDF目录19716 > LTC4253AIGN#TRPBF (Linear Technology)IC HOT SWAP CONTRLR -48V 16-SSOP PDF资料下载
参数资料
| 型号： | LTC4253AIGN#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 9/34页 |
| 文件大小： | 383K |
| 描述： | IC HOT SWAP CONTRLR -48V 16-SSOP |
| 标准包装： | 2,500 |
| 类型： | 热交换控制器 |
| 应用： | 通用 |
| 内部开关： | 无 |
| 电源电压： | 8.2 V ~ 14.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
LTC4253/LTC4253A
9
425353aff
For more information www.linear.com/4253
the start-up cycle, the SS capacitor (C
SS
) is ramped by a
22礎 (28礎 for the LTC4253A) current source. The GATE
pin is held low until SS exceeds 20 " V
OS
= 0.2V . SS is
internally shunted by a 100k R
SS
which limits the SS pin
voltage to 2.2V (50k resistor and 1.4V for the LTC4253A).
This corresponds to an analog current limit SENSE voltage
of 100mV (60mV for the LTC4253A). If the SS capacitor
is omitted, the SS pin ramps up in about 250祍 (140祍
for the LTC4253A). The SS pin is pulled low under any of
the following conditions: UVLO at V
IN
, UV , OV , during the
initial timing cycle, a circuit breaker fault time-out or the
RESET pin going high.
SENSE (Pin 7): Circuit Breaker/Current Limit Sense Pin.
Load current is monitored by a sense resistor R
S
connected
between
SENSE and V
EE
, and controlled in three steps. If
SENSE exceeds V
CB
(50mV), the circuit breaker compara-
tor activates a (200礎???營
DRN
) TIMER pull-up current.
If SENSE exceeds V
ACL
, the analog current-limit amplifier
pulls GATE down to regulate the MOSFET current at V
ACL
/
R
S
. In the event of a catastrophic short-circuit, SENSE may
overshoot V
ACL
. If SENSE reaches V
FCL
(200mV), the fast
current-limit comparator pulls GATE low with a strong
pull-down. To disable the circuit breaker and current limit
functions, connect SENSE
to V
EE
.
V
EE
(Pin 8): Negative Supply Voltage Input. Connect this
pin to the negative side of the power supply.
GATE (Pin 9): N-channel MOSFET Gate Drive Output. This
pin is pulled high by a 50礎 current source. GATE is pulled
low by invalid conditions at V
IN
(UVLO), UV , OV , during the
initial timing cycle, a circuit breaker fault time-out or the
RESET pin going high. GATE is actively servoed to control
the fault current as measured at SENSE. Compensation
capacitor, C
C
, at GATE stabilizes this loop. A comparator
monitors GATE to ensure that it is low before allowing an
initial timing cycle, then the GATE ramps up after an over-
voltage event or restart after a current limit fault. During
GATE start-up, a second comparator detects GATE within
2.8V of V
IN
before PWRGD1 can be set and power good
sequencing starts.
DRAIN (Pin 10): Drain Sense Input. Connecting an external
resistor, R
D
between this pin and the MOSFETs drain (V
OUT
)
allows voltage sensing below 6.15V (5V for LTC4253A)
and current feedback to TIMER. A comparator detects if
DRAIN is below 2.39V and together with the GATE high
comparator, sets the PWRGD1 flag. If V
OUT
is above V
DRNCL
,
the DRAIN pin is clamped at approximately V
DRNCL
. R
D
current is internally multiplied by 8 and added to TIMERs
200礎 during a circuit breaker fault cycle. This reduces
the fault time and MOSFET heating.
OV (Pin 11): Overvoltage Input. For the LTC4253, the
threshold at the OV pin is set at 6.15V with 0.3V hys-
teresis. If OV > 6.15V , GATE pulls low. When OV returns
below 5.85V , GATE start-up begins without an initial timing
cycle. The LTC4253A OV threshold is set at 5.09V with
102mV hysteresis. If OV > 5.09V , GATE pulls low. When
OV returns below 4.988V , GATE start-up begins without an
initial timing cycle. If OV occurs in the middle of an initial
timing cycle, the initial timing cycle is restarted after OV
goes away. OV does not reset the latched fault or PWRGD1
flag. The internal UVLO at V
IN
always overrides OV . A 1nF
to 10nF capacitor at OV prevents transients and switch-
ing noise from affecting the OV thresholds and prevents
glitches at the GATE.
UV (Pin 12): Undervoltage Input. For the LTC4253, the
threshold at the UV pin is set at 3.225V with 0.3V hysteresis.
If UV < 2.925V , PWRGD1 pulls high, both GATE and TIMER
pull low. If UV rises above 3.225V , this initiates an initial
timing cycle followed by GATE start-up. The LTC4253A UV
threshold is set at 3.08V with 324mV hysteresis. If UV <
2.756V , PWRGD1 pulls high, both GATE and TIMER pull
low. If UV rises above 3.08V , this initiates an initial timing
cycle followed by GATE start-up. The internal UVLO at V
IN
always overrides UV . A low at UV resets an internal fault
latch. A 1nF to 10nF capacitor at UV prevents transients
and switching noise from affecting the UV thresholds and
prevents glitches at the GATE pin.
PIN FUNCTIONS
相关PDF资料 |
PDF描述 |
|---|---|
| MIC3775-1.5BMM TR | IC REG LDO 1.5V .75A 8-MSOP |
| EBM22DRXS | CONN EDGECARD 44POS DIP .156 SLD |
| TOP225YN | IC OFFLINE SWIT PWM OCP HV TO220 |
| ESA43DRMD | CONN EDGECARD 86POS .125 SQ WW |
| ECM12DRXI | CONN EDGECARD 24POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD760AN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AQ | 功能描述:IC DAC 16BIT W/AMP SRL 28-CDIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:DACPORT® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压，单极 采样率（每秒）:* 产品目录页面:1398 (CN2011-ZH PDF) |
| AD760SQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital-to-Analog Converter |
| AD7610 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC |
发布紧急采购，3分钟左右您将得到回复。