参数资料
型号: PIC24FJ16GA002-I/SS
厂商: Microchip Technology
文件页数: 5/52页
文件大小: 0K
描述: IC PIC MCU FLASH 16K 28-SSOP
产品培训模块: Graphics LCD System and PIC24 Interface
Asynchronous Stimulus
特色产品: PIC24FJ/33FJ MCUs & dsPIC? DSCs
标准包装: 47
系列: PIC® 24F
核心处理器: PIC
芯体尺寸: 16-位
速度: 32MHz
连通性: I²C,PMP,SPI,UART/USART
外围设备: 欠压检测/复位,LVD,POR,PWM,WDT
输入/输出数: 21
程序存储器容量: 16KB(5.5K x 24)
程序存储器类型: 闪存
RAM 容量: 4K x 8
电压 - 电源 (Vcc/Vdd): 2 V ~ 3.6 V
数据转换器: A/D 10x10b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 28-SSOP(0.209",5.30mm 宽)
包装: 管件
产品目录页面: 647 (CN2011-ZH PDF)
配用: DM240011-ND - KIT STARTER MPLAB FOR PIC24F MCU
AC162088-ND - HEADER MPLAB ICD2 24FJ64GA004 28
AC164338-ND - MOD SKT PIC24F/DSPIC33F 28SOIC
DV164033-ND - KIT START EXPLORER 16 MPLAB ICD2
2008 Microchip Technology Inc.
DS39768D-page 13
PIC24FJXXXGA0XX
3.2.1
SIX SERIAL INSTRUCTION
EXECUTION
The SIX
control
code allows
execution of
the
PIC24FJXXXGA0XX
family
assembly
instructions.
When the SIX code is received, the CPU is suspended
for 24 clock cycles, as the instruction is then clocked into
the internal buffer. Once the instruction is shifted in, the
state machine allows it to be executed over the next four
PGC clock cycles. While the received instruction is
executed, the state machine simultaneously shifts in the
next 4-bit command (see Figure 3-2).
Coming out of Reset, the first 4-bit control code is
always forced to SIX and a forced NOP instruction is
executed by the CPU. Five additional PGCx clocks are
needed on start-up, resulting in a 9-bit SIX command
instead of the normal 4-bit SIX command.
After the forced SIX is clocked in, ICSP operation
resumes as normal. That is, the next 24 clock cycles
load the first instruction word to the CPU.
FIGURE 3-2:
SIX SERIAL EXECUTION
3.2.1.1
Differences Between Execution of
SIX and Normal Instructions
There are some differences between executing instruc-
tions normally and using the SIX ICSP command. As a
result, the code examples in this specification may not
match those for performing the same functions during
normal device operation.
The important differences are:
Two-word instructions require two SIX operations
to clock in all the necessary data.
Examples of two-word instructions are GOTO and
CALL
.
Two-cycle instructions require two SIX operations.
The first SIX operation shifts in the instruction and
begins to execute it. A second SIX operation – which
should shift in a NOP to avoid losing data – provides
the CPU clocks required to finish executing the
instruction.
Examples of two-cycle instructions are table read
and table write instructions.
The CPU does not automatically stall to account
for pipeline changes.
A CPU stall occurs when an instruction modifies a
register that is used for Indirect Addressing by the
following instruction.
During normal operation, the CPU automatically
will force a NOP while the new data is read. When
using ICSP, there is no automatic stall, so any
indirect
references
to
a
recently
modified
register should be preceded by a NOP.
For example, the instructions, mov #0x0,W0 and
mov [W0],W1
,
must
have
a
NOP
inserted
between them.
If a two-cycle instruction modifies a register that is
used indirectly, it will require two following NOPs: one
to execute the second half of the instruction and a
second to stall the CPU to correct the pipeline.
Instructions
such
as
tblwtl [W0++],[W1]
should be followed by two NOPs.
The device Program Counter (PC) continues to
automatically increment during ICSP instruction
execution, even though the Flash memory is not
being used.
As a result, the PC may be incremented to point to
invalid memory locations. Invalid memory spaces
include unimplemented Flash addresses and the
vector space (locations 0x0 to 0x1FF).
If the PC points to these locations, the device will
reset, possibly interrupting the ICSP operation. To
prevent this, instructions should be periodically
executed to reset the PC to a safe space. The
optimal method to accomplish this is to perform a
GOTO 0x200
.
Note:
To account for this forced NOP, all example
code in this specification begin with a NOP
to ensure that no data is lost.
P4
23
1
2
3
23
24
1
2
3
4
P1
PGCx
P4A
PGDx
24-Bit Instruction Fetch
Execute PC – 1,
16
00
0
Fetch SIX
45
6
7
8
18
19
20
21
22
17
LSB X
X
X MSB
PGDx = Input
P2
P3
P1B
P1A
78
9
00
0
00
0
Only for
Program
Memory Entry
Control Code
4
5
Execute 24-Bit
Instruction, Fetch
Next Control Code
00
相关PDF资料
PDF描述
PIC16C55A-04I/SO IC MCU OTP 512X12 28SOIC
PIC16CR77-I/ML IC PIC MCU 8KX14 44QFN
PIC16CR74T-I/PT IC PIC MCU 4KX14 44TQFP
PIC16F627A-I/ML IC MCU FLASH 1KX14 EEPROM 28QFN
PIC24F08KL401-I/P IC MCU 16BIT 8KB FLASH 20-PDIP
相关代理商/技术参数
参数描述
ADA4896-2ARM-EBZ 制造商:Analog Devices 功能描述:ADA4896-2 DUAL OP AMP EVAL BOARD 制造商:Analog Devices 功能描述:Bare evaluation board, ADA4896-2,MSOP8
ADA4896-2ARMZ 功能描述:IC OP AMP LOW NOISE 8-MSOP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:1 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.028 V/µs 增益带宽积:105kHz -3db带宽:- 电流 - 输入偏压:3nA 电压 - 输入偏移:100µV 电流 - 电源:3.3µA 电流 - 输出 / 通道:12mA 电压 - 电源,单路/双路(±):2.7 V ~ 12 V,±1.35 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-TSSOP(0.173",4.40mm 宽) 供应商设备封装:14-TSSOP 包装:剪切带 (CT) 其它名称:OP481GRUZ-REELCT
ADA4896-2ARMZ_PROMO 制造商:Analog Devices 功能描述:IC OP AMP R/R LOW POWER MS
ADA4896-2ARMZ-R7 功能描述:IC OPAMP GP R-R 50MHZ LP 8MSOP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:73 系列:Over-The-Top® 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.07 V/µs 增益带宽积:200kHz -3db带宽:- 电流 - 输入偏压:1nA 电压 - 输入偏移:285µV 电流 - 电源:50µA 电流 - 输出 / 通道:25mA 电压 - 电源,单路/双路(±):2 V ~ 44 V,±1 V ~ 22 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-WFDFN 裸露焊盘 供应商设备封装:16-DFN-EP(5x3) 包装:管件
ADA4896-2ARMZ-RL 制造商:AD 制造商全称:Analog Devices 功能描述:1 nV/√Hz, Low Power