参数资料
型号: CAT34AC02RE-1.8TE13
英文描述: 2K-Bit SMBus EEPROM for ACR Card Configuration
中文描述: 的2K位的SMBus对于ACR卡的EEPROM配置
文件页数: 6/10页
文件大小: 68K
代理商: CAT34AC02RE-1.8TE13
CAT34AC02
6
Doc. No. 1025, Rev. E
WRITE OPERATIONS
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information
(with the R/
W
bit set to zero) to the Slave device. After
the Slave generates an acknowledge, the Master sends
the byte address that is to be written into the address
pointer of the CAT34AC02. After receiving another
acknowledge from the Slave, the Master device transmits
the data byte to be written into the addressed memory
location. The CAT34AC02 acknowledges once more
and the Master generates the STOP condition, at which
time the device begins its internal programming to
nonvolatile memory. While this internal cycle is in
progress, the device will not respond to any request from
the Master device.
Page Write
The CAT34AC02 writes up to 16 bytes of data in a single
write cycle, using the Page Write operation. The Page
Write operation is initiated in the same manner as the
Byte Write operation, however instead of terminating
after the initial word is transmitted, the Master is allowed
to send up to 15 additional bytes. After each byte has
been transmitted the CAT34AC02 will respond with an
acknowledge, and internally increment the low order
address bits by one. The high order bits remain
unchanged.
If the Master transmits more than 16 bytes prior to
sending the STOP condition, the address counter
wraps
around
, and previously transmitted data will be
overwritten.
Once all 16 bytes are received and the STOP condition
has been sent by the Master, the internal programming
cycle begins. At this point all received data is written to
the CAT34AC02 in a single write cycle.
Acknowledge Polling
The disabling of the inputs can be used to take advantage
of the typical write cycle time. Once the stop condition
is issued to indicate the end of the host
s write operation,
the CAT34AC02 initiates the internal write cycle. ACK
polling can be initiated immediately. This involves
issuing the start condition followed by the slave address
for a write operation. If the CAT34AC02 is still busy with
the write operation, no ACK will be returned. If the
CAT34AC02 has completed the write operation, an ACK
will be returned and the host can then proceed with the
next read or write operation.
WRITE PROTECTION
The write protection feature of CAT34AC02 allows the
user to protect against inadvertent programming of the
memory array. If the WP pin is tied to Vcc, the entire
memory array is protected and becomes read only. If the
WP pin is left floating or tied to Vss, the device can be
written into.
Figure 7. Page Write Timing
Figure 6. Byte Write Timing
BYTE
ADDRESS
SLAVE
ADDRESS
S
A
C
K
A
C
K
DATA
A
C
K
S
T
O
P
P
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
BUS ACTIVITY:
MASTER
SDA LINE
DATA n+P
BYTE
ADDRESS (n)
A
C
K
A
C
K
DATA n
A
C
K
S
T
O
P
S
A
C
K
DATA n+1
A
C
K
S
T
A
R
T
P
SLAVE
ADDRESS
NOTE: IN THIS EXAMPLE n = XXXX 0000(B); X = 1 or 0
*
相关PDF资料
PDF描述
CAT34AC02UA-1.8 2K-Bit SMBus EEPROM for ACR Card Configuration
CAT34AC02UA-1.8TE13 2K-Bit SMBus EEPROM for ACR Card Configuration
CAT34AC02UA-TE13 2K-Bit SMBus EEPROM for ACR Card Configuration
CAT34AC02YI-1.8TE13 2K-Bit SMBus EEPROM for ACR Card Configuration
CAT34AC02YI-TE13 2K-Bit SMBus EEPROM for ACR Card Configuration
相关代理商/技术参数
参数描述
CAT34AC02RE-TE13 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:2K-Bit SMBus EEPROM for ACR Card Configuration
CAT34AC02RI 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:2K-Bit SMBus EEPROM for ACR Card Configuration
CAT34AC02RI-1.8 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:2K-Bit SMBus EEPROM for ACR Card Configuration
CAT34AC02RI-1.8TE13 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:2K-Bit SMBus EEPROM for ACR Card Configuration
CAT34AC02RI-TE13 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:2K-Bit SMBus EEPROM for ACR Card Configuration