- 您现在的位置：买卖IC网 > PDF目录169497 > CAT93C86JI-TE13 (ON SEMICONDUCTOR) 1K X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 PDF资料下载
参数资料
| 型号： | CAT93C86JI-TE13 |
| 厂商： | ON SEMICONDUCTOR |
| 元件分类： | PROM |
| 英文描述： | 1K X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 封装： | SOIC-8 |
| 文件页数： | 9/10页 |
| 文件大小： | 80K |
| 代理商： | CAT93C86JI-TE13 |
8
93C46/56/57/66/86
Doc. No. 1023, Rev. J
Erase
Upon receiving an ERASE command and address, the
CS (Chip Select) pin must be deasserted for a minimum
of tCSMIN. The falling edge of CS will start the self clocking
clear cycle of the selected memory location. The clocking
of the SK pin is not necessary after the device has
entered the self clocking mode. The ready/busy status of
the CAT93C46/56/57/66/86 can be determined by
selecting the device and polling the DO pin. Once
cleared, the content of a cleared location returns to a
logical “1” state.
Erase/Write Enable and Disable
The CAT93C46/56/57/66/86 powers up in the write
disable state. Any writing after power-up or after an
EWDS (write disable) instruction must first be preceded
by the EWEN (write enable) instruction. Once the write
instruction is enabled, it will remain enabled until power
to the device is removed, or the EWDS instruction is
sent. The EWDS instruction can be used to disable all
CAT93C46/56/57/66/86 write and clear instructions,
and will prevent any accidental writing or clearing of the
device. Data can be read normally from the device
regardless of the write enable/disable status.
Erase All
Upon receiving an ERAL command, the CS (Chip Select)
pin must be deselected for a minimum of tCSMIN. The
falling edge of CS will start the self clocking clear cycle
of all memory locations in the device. The clocking of the
SK pin is not necessary after the device has entered the
self clocking mode. The ready/busy status of the
CAT93C46/56/57/66/86 can be determined by selecting
the device and polling the DO pin. Once cleared, the
contents of all memory bits return to a logical “1” state.
Write All
Upon receiving a WRAL command and data, the CS
(Chip Select) pin must be deselected for a minimum of
tCSMIN. The falling edge of CS will start the self clocking
data write to all memory locations in the device. The
clocking of the SK pin is not necessary after the device
has entered the self clocking mode. (Note 1.) The ready/
busy status of the CAT93C46/56/57/66/86 can be
determined by selecting the device and polling the DO
pin. It is not necessary for all memory locations to be
cleared before the WRAL command is executed.
93C46/56/57/66/86 F06
Figure 4. Erase Instruction Timing
SK
CS
DI
DO
STANDBY
HIGH-Z
1
AN
AN-1
BUSY
READY
STATUS VERIFY
tSV
tHZ
tEW
tCS
11
A0
相关PDF资料 |
PDF描述 |
|---|---|
| CAT93C86WA | 1K X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| CAT93C46SA-1.8TE13REVH | 64 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| CAT93C46SA-REVH | 64 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| CAT93C5621KA-42TE13 | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8 |
| CAT93C8631S-30TE13 | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT93C86KI | 制造商:Catalyst Semiconductor 功能描述: |
| CAT93C86L | 功能描述:电可擦除可编程只读存储器 (2048x8)(1024x16)16K RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| CAT93C86L-1.8 | 功能描述:电可擦除可编程只读存储器 (2048x8)(1024x16)16K RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| CAT93C86LA | 功能描述:电可擦除可编程只读存储器 (2048x8)(1024x16)16K RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| CAT93C86LI | 功能描述:电可擦除可编程只读存储器 (2048x8)(1024x16)16K RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。