- 您现在的位置：买卖IC网 > PDF目录97869 > DS2435 (DALLAS SEMICONDUCTOR) SPECIALTY MEMORY CIRCUIT, PBCY3 PDF资料下载
参数资料
| 型号： | DS2435 |
| 厂商： | DALLAS SEMICONDUCTOR |
| 元件分类： | Memory IC:Other |
| 英文描述： | SPECIALTY MEMORY CIRCUIT, PBCY3 |
| 封装： | PR-35, 3 PIN |
| 文件页数： | 10/24页 |
| 文件大小： | 1190K |
| 代理商： | DS2435 |
DS2435
18 of 24
The initialization sequence required to begin any communication with the DS2435 is shown in Figure 7.
A reset pulse followed by a presence pulse indicates the DS2435 is ready to send or receive data given the
correct memory function command.
The bus master transmits (TX) a reset pulse (a low signal for a minimum of 480
s). The bus master then
releases the line and goes into a receive mode (RX). The 1-Wire bus is pulled to a high state via the 5k-
pullup resistor. After detecting the rising edge on the I/O pin, the DS2435 waits 15-60
s and then
transmits the presence pulse (a low signal for 60-240
s).
READ/WRITE TIME SLOTS
DS2435 data is read and written through the use of time slots to manipulate bits and a command word to
specify the transaction.
Write Time Slots
A write time slot is initiated when the host pulls the data line from a high logic level to a low logic level.
There are two types of write time slots: Write 1 time slots and Write 0 time slots. All write time slots
must be a minimum of 60
s in duration with a minimum of a 1 s recovery time between individual
write cycles.
The DS2435 samples the I/O line in a window of 15
s to 60 s after the I/O line falls. If the line is high,
a Write 1 occurs. If the line is low, a Write 0 occurs (see Figure 6).
For the host to generate a Write 1 time slot, the data line must be pulled to a logic low level and then
released, allowing the data line to pull up to a high level within 15
s after the start of the write time slot.
For the host to generate a Write 0 time slot, the data line must be pulled to a logic low level and remain
low for the duration of the write time slot.
Read Time Slots
The host generates read time slots when data is to be read from the DS2435. A read time slot is initiated
when the host pulls the data line from a logic high level to logic low level. The data line must remain at a
low logic level for a minimum of 1
s; output data from the DS2435 is then valid for the next 14 s
maximum. The host therefore must stop driving the I/O pin low in order to read its state 15
s from the
start of the read slot (see Figure 8). By the end of the read time slot, the I/O pin will pull back high via
the external pull-up resistor. All read time slots must be a minimum of 60
s in duration with a minimum
of a 1
s recovery time between individual read slots.
Figure 9 shows that the sum of TINIT, TRC, and TSAMPLE must be less than 15
s. Figure 10 shows that
system timing margin is maximized by keeping TINIT and TRC as small as possible and by locating the
master sample time towards the end of the 15
s period.
相关PDF资料 |
PDF描述 |
|---|---|
| DS2436B | SPECIALTY MEMORY CIRCUIT, PBCY3 |
| DS2436Z | SPECIALTY MEMORY CIRCUIT, PDSO8 |
| DS2490S | UNIVERSAL SERIAL BUS CONTROLLER, PDSO24 |
| DS2502P | 128 X 8 OTPROM, PDSO6 |
| DS2502S | 128 X 8 OTPROM, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2436 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Battery ID/Monitor Chip |
| DS2436_07 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Battery ID/Monitor Chip |
| DS2436B | 功能描述:电池管理 RoHS:否 制造商:Texas Instruments 电池类型:Li-Ion 输出电压:5 V 输出电流:4.5 A 工作电源电压:3.9 V to 17 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:VQFN-24 封装:Reel |
| DS2436B/R | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Battery ID/Monitor Chip |
| DS2436B/T | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Battery ID/Monitor Chip |
发布紧急采购，3分钟左右您将得到回复。