参数资料
型号: IDT74ALVCH162260PA8
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 编、解码器及复用、解复用
英文描述: ALVC/VCX/A SERIES, 12 MULTIPLEXER AND DEMUX/DECODER, PDSO56
封装: 0.50 MM PITCH, TSSOP-56
文件页数: 3/8页
文件大小: 77K
代理商: IDT74ALVCH162260PA8
INDUSTRIALTEMPERATURERANGE
IDT74ALVCH162260
3.3V CMOS 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
3
NOTE:
1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.
NOTES:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
Z = High Impedance
2. Output level before the indicated steady-state input conditions were established.
Inputs
Outputs
Ax
LEA1B
LEA2B
OE1B
OE2B
1Bx
2Bx
HH
H
L
H
LH
H
L
H
LLL
H
2B
0
(2)
L
H
LLL
L
2B
0
(2)
HL
H
L
1B
0
(2)
H
LL
HLL
1B
0
(2)
L
X
L
LLL
1B
0
(2)
2B
0
(2)
XX
X
H
Z
X
L
H
Active
Z
X
H
L
Z
Active
X
L
Active
A-TO-B (
OEA = H)
FUNCTION TABLES (CONTINUED)(1)
Pin Names
I/O
Description
A x
I/O
Bidirectional Data Port A. Usually connected to the CPU's address/data bus.
(1)
1Bx
I/O
Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory.
(1)
2Bx
I/O
Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory.
(1)
LEA1B
I
Latch Enable Input for A-1B Latch. The latch is open when LEA1B is HIGH. Data from the A-port is latched on the HIGH to LOW
transition of LEA1B.
LEA2B
I
Latch Enable Input for A-2B Latch. The latch is open when LEA2B is HIGH. Data from the A-port is latched on the HIGH to LOW
transition of LEA2B.
LE1B
I
Latch Enable Input for 1B-A Latch. The latch is open when LE1B is HIGH. Data from the A-port is latched on the HIGH to LOW
transition of LE1B.
LE2B
I
Latch Enable Input for 2B-A Latch. The latch is open when LE2B is HIGH. Data from the A-port is latched on the HIGH to LOW
transition of LE2B.
SEL
I
1B or 2B Port Selection. When HIGH, SEL enables data transfer from 1B Port to A Port. When LOW, SEL enables data transfer from
2B Port to A Port.
OEA
I
Output Enable for A Port (Active LOW)
OE1B
I
Output Enable for 1B Port (Active LOW)
OE2B
I
Output Enable for 2B Port (Active LOW)
PIN DESCRIPTION
相关PDF资料
PDF描述
IDT74ALVCH16244PF8 ALVC/VCX/A SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48
IDT74ALVCH16245PFG ALVC/VCX/A SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48
IDT74ALVCH16245PFG8 ALVC/VCX/A SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48
IDT74ALVCH16260PAG8 ALVC/VCX/A SERIES, 12 1 LINE TO 2 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, PDSO56
IDT74ALVCH16276PF ALVC/VCX/A SERIES, 12-BIT EXCHANGER, TRUE OUTPUT, PDSO56
相关代理商/技术参数
参数描述
IDT74ALVCH162373PAG 功能描述:IC LATCH 16BIT TRANSP D 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 逻辑 - 锁销 系列:74ALVCH 标准包装:2,500 系列:74HC 逻辑类型:D 型,可寻址 电路:1:8 输出类型:标准 电源电压:2 V ~ 6 V 独立电路:1 延迟时间 - 传输:13ns 输出电流高,低:5.2mA,5.2mA 工作温度:-55°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-SOIC(0.154",3.90mm 宽) 供应商设备封装:16-SOIC N 包装:带卷 (TR)
IDT74ALVCH162373PAG8 功能描述:IC XPARENT LATCH 16BIT D 48TSSOP RoHS:是 类别:集成电路 (IC) >> 逻辑 - 锁销 系列:74ALVCH 标准包装:48 系列:74VHCT 逻辑类型:D 型,可寻址 电路:1:8 输出类型:标准 电源电压:4.5 V ~ 5.5 V 独立电路:1 延迟时间 - 传输:6ns 输出电流高,低:8mA,8mA 工作温度:-55°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-SOIC(0.154",3.90mm 宽) 供应商设备封装:16-SOIC 包装:管件
IDT74ALVCH162373PVG 功能描述:IC XPARENT LATCH 16BIT D 48-SSOP RoHS:是 类别:集成电路 (IC) >> 逻辑 - 锁销 系列:74ALVCH 标准包装:48 系列:74VHCT 逻辑类型:D 型,可寻址 电路:1:8 输出类型:标准 电源电压:4.5 V ~ 5.5 V 独立电路:1 延迟时间 - 传输:6ns 输出电流高,低:8mA,8mA 工作温度:-55°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-SOIC(0.154",3.90mm 宽) 供应商设备封装:16-SOIC 包装:管件
IDT74ALVCH162373PVG8 功能描述:IC XPARENT LATCH 16BIT D 48-SSOP RoHS:是 类别:集成电路 (IC) >> 逻辑 - 锁销 系列:74ALVCH 标准包装:48 系列:74VHCT 逻辑类型:D 型,可寻址 电路:1:8 输出类型:标准 电源电压:4.5 V ~ 5.5 V 独立电路:1 延迟时间 - 传输:6ns 输出电流高,低:8mA,8mA 工作温度:-55°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-SOIC(0.154",3.90mm 宽) 供应商设备封装:16-SOIC 包装:管件
IDT74ALVCH162374PAG 功能描述:IC FLIP FLOP 16BIT D 3ST 48TSSOP RoHS:是 类别:集成电路 (IC) >> 逻辑 - 触发器 系列:74ALVCH 标准包装:1 系列:74LVX 功能:主复位 类型:D 型总线 输出类型:非反相 元件数:1 每个元件的位元数:8 频率 - 时钟:150MHz 延迟时间 - 传输:7.1ns 触发器类型:正边沿 输出电流高,低:4mA,4mA 电源电压:2 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP(0.173",4.40mm 宽) 包装:Digi-Reel® 其它名称:74LVX273MTCXDKR