- 您现在的位置：买卖IC网 > PDF目录10367 > LA4425PV-TLM-H (ON Semiconductor)IC AUDIO POWER AMP 5W 44SSOP PDF资料下载
参数资料
| 型号： | LA4425PV-TLM-H |
| 厂商： | ON Semiconductor |
| 文件页数： | 6/8页 |
| 文件大小： | 0K |
| 描述： | IC AUDIO POWER AMP 5W 44SSOP |
| 标准包装： | 2,000 |
| 类型： | AB 类 |
| 输出类型： | 1-通道（单声道） |
| 在某负载时最大输出功率 x 通道数量： | 6W x 1 @ 4 欧姆 |
| 电源电压： | 5 V ~ 16 V |
| 特点： | 消除爆音，过压保护，短路保护，热保护 |
| 安装类型： | * |
| 供应商设备封装： | * |
| 封装/外壳： | * |
| 包装： | * |
6
INDUSTRIAL TEMPERATURERANGE
IDT72V73250 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 8,192 x 8,192
bit of the Control Register is set to HIGH, the Block Programming Data will be
loaded into the bits 14 and 15 of every Connection Memory location. The other
ConnectionMemorybits(bit0tobit13)areloadedwithzeros.Whenthememory
block programming is complete, the device resets the Block Programming
Enable,BlockProgrammingData1-0 andMemoryBlockProgrambitstozero.
DELAY THROUGH THE IDT72V73250
Theswitchingofinformationfromtheinputserialstreamstotheoutputserial
streams results in a throughput delay. The device can be programmed to
performtime-slotinterchangefunctionswithdifferentthroughputdelaycapabili-
ties on a per-channel basis. For voice applications, variable throughput delay
isbestasitensureminimumdelaybetweeninputandoutputdata.Inwideband
dataapplications,constantthroughputdelayisbestastheframeintegrityofthe
information is maintained through the switch.
Thedelaythroughthedevicevariesaccordingtothetypeofthroughputdelay
selected in the MOD bits of the Connection Memory.
VARIABLE DELAY MODE (MOD1-0 = 0-0)
In this mode, the delay is dependent only on the combination of source and
destination channels and is independent of input and output streams. The
minimum delay achievable in the IDT72V73250 is three time-slots. If the input
channeldataisswitchedtothesameoutputchannel(channeln,framep),itwill
be output in the following frame (channel n, frame p+1). The same is true if the
input channel n is switched to output channel n+1 or n+2. If the input channel
n is switched to output channel n+3, n+4,..., the new output data will appear in
the same frame. Table 2 shows the possible delays for the IDT72V73250 in
Variable Delay mode.
CONSTANT DELAY MODE (MOD1-0 = 0-1)
In this mode, frame integrity is maintained in all switching configurations by
making use of a multiple data memory buffer. Input channel data is written into
the data memory buffers during frame n will be read out during frame n+2. In
theIDT72V73250,theminimumthroughputdelayachievableinConstantDelay
mode will be one frame plus one channel. See Table 1.
MICROPROCESSOR INTERFACE
The IDT72V73250’s microprocessor interface looks like a standard RAM
interface to improve integration into a system. With a 15-bit address bus and a
16-bitdatabus,readsandwritesaremappeddirectlyintoDataandConnection
memories. By allowing the internal memories to be randomly accessed, the
controlling microprocessor has more time to manage other peripheral devices
andcanmoreeasilyandquicklygatherinformationandsetuptheswitchpaths.
Table 4 shows the mapping of the addresses into internal memory blocks.
MEMORY MAPPING
Theaddressbusonthemicroprocessorinterfaceselectstheinternalregisters
and memories of the IDT72V73250.
Thetwomostsignificantbitsoftheaddressselectbetweentheregisters,Data
Memory,andConnectionMemory.IfA14andA13areHIGH,A12-A0areused
to address the Data Memory. If A14 is HIGH and A13 is LOW, A12-A0 are used
to address Connection Memory. If A14 is LOW and A13 is HIGH A12-A0 are
usedtoselecttheControlRegister,FrameAlignmentRegister,andFrameOffset
Registers. See Table 4 for mappings.
AsexplainedintheInitializationsections,aftersystempower-up,theControl
Registershouldbeprogrammedimmediatelytoestablishthedesiredswitching
configuration.
ThedataintheControlRegisterconsistsoftheMemoryBlockProgramming
bit,theBlockProgrammingDatabits,theBeginBlockProgrammingEnable,the
Output Stand By , Start Frame Evaluation, Output Enable Indication, and
Software Reset . As explained in the Memory Block Programming section, the
Block Programming Enable begins the programming if the Memory Block
Program bit is enabled. This allows the entire Connection Memory block to be
programmedwiththeBlockProgrammingDatabits.IftheODEpinisLOW,the
OutputStandBybitenables(ifHIGH)ordisables(ifLOW)allTXoutputdrivers.
If the ODE pin is HIGH, the contents of the Output Stand By bit is ignored and
all TX output drivers are enabled.
SOFTWARE RESET
The Software Reset serves the same function as the hardware reset. As with
the hard reset, the Software Reset must also be set HIGH for 20ns before
bringingtheSoftwareResetLOWagainfornormaloperation. OncetheSoftware
Reset is LOW, internal registers and other memories may be read or written.
During Software Reset, the microprocessor port is still able to read from all
internal memories. The only write operation allowed during a Software Reset
istotheSoftwareResetbitintheControlRegistertocompletetheSoftwareReset.
CONNECTION MEMORY CONTROL
If the ODE pin and the Output Stand By bit are LOW, all output channels will
be in three-state. See Table 3 for detail.
If MOD1-0 of the Connection Memory is 1-0 accordingly, the output channel
will be in Processor Mode. In this case the lower eight bits of the Connection
Memory are output each frame until the MOD1-0 bits are changed. If MOD1-
0oftheConnectionMemoryare0-1accordingly,thechannelwillbeinConstant
Delay Mode and bits 12-0 are used to address a location in Data Memory. If
MOD1-0 of the Connection Memory are 0-0, the channel will be in Variable
Delay Mode and bits 12-0 are used to address a location in Data Memory. If
MOD 1-0 of the Connection Memory are 1-1, the channel will be in High-
Impedance mode and that channel will be in three-state.
OUTPUT ENABLE INDICATION
TheIDT72V73250hasthecapabilitytoindicatethestateoftheoutputs(active
orthree-state)byenablingtheOutputEnableIndicationintheControlRegister.
In the Output Enable Indication mode however, only half of the output streams
are available. If this same capability is desired with all 16 streams, this can be
accomplished by using two IDT72V73250 or one IDT72V73260 devices. In
onedevice,theAllOutputEnablebitissettoaonewhileintheothertheAllOutput
Enable is set to zero. In this way, one device acts as the switch and the other
as a three-state control device, see Figure 5. It is important to note if the TSI
device is programmed for All Output Enable and the Output Enable Indication
is also set, the device will be in the All Output Enable mode not Output Enable
Indication. To use all 16 streams, set Output Enable Indication in the Control
Register to zero.
INITIALIZATION OF THE IDT72V73250
After power up, the state of the Connection Memory is unknown. As such,
theoutputsshouldbeputinhigh-impedancebyholdingtheODEpinLOW. While
theODEisLOW,themicroprocessorcaninitializethedevicebyusingtheBlock
Programmingfeatureandprogramtheactivepathsviathemicroprocessorbus.
Once the device is configured, the ODE pin (or Output Stand By bit depending
on initialization) can be switched to enable the TSI switch.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27472T10B99P | CONN RCPT 7POS WALL MT W/PINS |
| VI-2NX-IW-F4 | CONVERTER MOD DC/DC 5.2V 100W |
| MS27468T15F5P | CONN RCPT 5POS JAM NUT W/PINS |
| ISL54005IRTZ-T | IC AMP AUDIO PWR 1.23W AB 20TQFN |
| VI-2NW-IW-F2 | CONVERTER MOD DC/DC 5.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LA4430 | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| LA4440 | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:6W 2-Channel, Bridge 19W typ Power Amplifier |
| LA4440-E | 功能描述:音频放大器 RoHS:否 制造商:STMicroelectronics 产品:General Purpose Audio Amplifiers 输出类型:Digital 输出功率: THD + 噪声: 工作电源电压:3.3 V 电源电流: 最大功率耗散: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:TQFP-64 封装:Reel |
| LA4440J-K-E | 功能描述:音频放大器 RoHS:否 制造商:STMicroelectronics 产品:General Purpose Audio Amplifiers 输出类型:Digital 输出功率: THD + 噪声: 工作电源电压:3.3 V 电源电流: 最大功率耗散: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:TQFP-64 封装:Reel |
| LA4445 | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:5.5W 2-Channel AF Power Amplifier |
发布紧急采购，3分钟左右您将得到回复。