参数资料
型号: LC708728V
元件分类: DAC
英文描述: SERIAL INPUT LOADING, 24-BIT DAC, PDSO20
封装: MO-150AE, SSOP-20
文件页数: 14/31页
文件大小: 332K
代理商: LC708728V
Attenuation Control
Both the left and right channels provide digital attenuation control in the signal path prior to conversion to analog by the
A/D converter. While the default attenuation is 0 dB, the level can be controlled over the range 0 dB to 127.5 dB in 0.5
dB steps with the 8-bit attenuation control register. The attenuation control registers have a dual structure so that after the
left and right channel attenuation values are set in the corresponding registers, the left and right outputs can be set to the
modified values with the same timing. Attenuation values set in advance can be reflected in the output by controlling the
UPDATE bit in each of these registers. See table 8 for details.
Notes:
1. The UPDATE bits are not latched internally. As a result, when the UPDATEL (or UPDATER) bit is 0, the set
attenuation value is transferred to the internal register, but is not reflected in the D/A converter output. However, when
UPDATEL (or UPDATER) is set to 1, either the internal register value or the value written to LAT (or RAT)[7:0]
when the UPDATE bit was set is reflected in the output starting with the next input sample after the UPDATE bit was
set.
2. Changing the attenuation value rapidly or over a large level can result in “zipper” noise appearing in the output.
Therefore, care is required when changing the attenuation value.
Output Attenuation
The left and right channel attenuation is controlled using the values set in the LAT and RAT registers. Table 9 shows the
correspondence between the attenuation setting value and the actual attenuation level.
No. 7236-21/31
LC708728V
Register address
Bits
Symbol
Default
Description
0000
[7:0]
LAT [7:0]
11111111 (0 dB)
D/A converter left channel attenuation data
D/A converter left
In 0.5 dB steps
channel attenuation
8
UPDATEL
0
Attenuation data load control
control
0: The value of LAT[7:0] is transferred to an internal register. (The output does not
change)
1: The left channel attenuation value is changed to that of the internal register, and
the left and right channel attenuation values are both changed. (The output value
changes.)
0001
[7:0]
RAT [7:0]
11111111 (0 dB)
D/A converter right channel attenuation data
D/A converter right
In 0.5 dB steps
channel attenuation
8
UPDATER
0
Attenuation data load control
control
0: The value of RAT[7:0] is transferred to an internal register. (The output does not
change.)
1: The right channel attenuation value is changed to that of the internal register, and
the left and right channel attenuation values are both changed. (The output value
changes.)
Table 8 Attenuation Control Register Map
XAT [7:0]
Attenuation level
00 (hex)
–∞ dB (mute)
01 (hex)
–127.5 dB
::
FE (hex)
–0.5 dB
FF (hex)
0 dB
Table 9 Attenuation Control Levels
相关PDF资料
PDF描述
LC7137 PLL FREQUENCY SYNTHESIZER, 20 MHz, PDIP20
LC7131 PLL FREQUENCY SYNTHESIZER, 20 MHz, PDIP20
LC7232-8291 SPECIALTY CONSUMER CIRCUIT, PQFP80
LC7232N-8819 SPECIALTY CONSUMER CIRCUIT, PQFP80
LC7454A SPECIALTY CONSUMER CIRCUIT, PDIP18
相关代理商/技术参数
参数描述
LC709004AMJ-AH 功能描述:接口-I/O扩展器 RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel
LC709006A-E 功能描述:接口-I/O扩展器 RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel
LC709006A-TLM-E 功能描述:接口-I/O扩展器 RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel
LC709006V-E 制造商:ON Semiconductor 功能描述:IO EXPANDER - Ammo Pack 制造商:ON Semiconductor 功能描述:FNFLD / IO EXPANDER
LC709006V-TLM-E 功能描述:接口-I/O扩展器 RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel