- 您现在的位置：买卖IC网 > PDF目录69011 > M34551M4-XXXFP 4-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP48 PDF资料下载
参数资料
| 型号： | M34551M4-XXXFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP48 |
| 封装： | 7 X 10 MM, 0.65 MM PITCH, PLASTIC, QFP-48 |
| 文件页数： | 10/71页 |
| 文件大小： | 966K |
| 代理商： | M34551M4-XXXFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页
15
MITSUBISHI MICROCOMPUTERS
4551 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for
INFRARED REMOTE CONTROL TRANSMITTER
(6) Interrupt control register
q Interrupt control register V1
Interrupt enable bits of external 0, timer 1 and timer 2 are
assigned to register V1. Set the contents of this register
through register A with the TV1A instruction. The TAV1
instruction can be used to transfer the contents of register
V1 to register A.
Table 6 Interrupt control register
V13
V12
V11
V10
Timer 2 interrupt enable bit
Timer 1 interrupt enable bit
Not used
External 0 interrupt enable bit
0
1
0
1
0
1
0
1
Interrupt disabled (SNZT2 instruction is valid)
Interrupt enabled (SNZT2 instruction is invalid)
Interrupt disabled (SNZT1 instruction is valid)
Interrupt enabled (SNZT1 instruction is invalid)
This bit has no function, but read/write is enabled.
Interrupt disabled (SNZ0 instruction is valid)
Interrupt enabled (SNZ0 instruction is invalid)
Interrupt control register V1
at reset : 00002
at power down : 00002
R/W
Note: “R” represents read enabled, and “W” represents write enabled.
(7) Interrupt sequence
Interrupts occur only when the respective INTE flag, interrupt
enable bits (V10–V13), and interrupt request flags (EXF0, T1F,
T2F) are “1.” The interrupt actually occurs 2 to 3 machine
cycles after the cycle in which all three conditions are satisfied.
The interrupt occurs after 3 machine cycles only when the
three interrupt conditions are satisfied on execution of other
than one-cycle instructions (Refer to Figure 16).
Fig. 16 Interrupt sequence
The address is stacked to the last cycle.
This interval of cycles depends on the executed instruction at the time when each interrupt activated
condition is satisfied.
2 to 3 machine cycles
(Note 1, 2)
Software starts from the
interrupt address.
Flag cleared
Interrupt enabled state
EI instruction
execution cycle
Interrupt enable
flag (INTE)
Retaining level for 4 cycles or
more of STCK is necessary.
Interrupt disabled state
EXF0
flag
T1F, T2F
flags
INT pin
External
interrupt
Timer 1
and
Timer 2
interrupts
Interrupt activated
condition is satisfied.
q When an interrupt request flag is set after its interrupt is enabled
1 machine cycle
System clock (STCK)
“H”
“L”
“1”
“0”
“1”
“0”
“1”
“0”
Notes 1:
2:
相关PDF资料 |
PDF描述 |
|---|---|
| M34552G8FP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| M34552M8H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| M34552G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| M34556G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M8-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M34551M8 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:4-BIT SINGLE-CHIP MICROCOMPUTER |
| M34552G8FP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552G8HFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552M4H-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552M4-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。