- 您现在的位置：买卖IC网 > PDF目录365220 > M38748EAF-XXXFS (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF资料下载
参数资料
| 型号： | M38748EAF-XXXFS |
| 厂商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 单芯片8位CMOS微机 |
| 文件页数： | 24/92页 |
| 文件大小： | 1292K |
| 代理商： | M38748EAF-XXXFS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
24
3874 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
INT
0
INT
1
Receive bus
interrupt source 1
Receive bus
interrupt source 2
Receive bus
interrupt source 3
Transmit bus
interrupt source 1
Transmit bus
interrupt source 2
Transmit bus
interrupt source 3
Timer X
Timer Y
Timer 2
Timer 3
INT
2
Serial I/O3
interrupt
CNTR
0
CNTR
1
Timer 1
INT
3
INT
4
INT
5
ADT
A-D converter
Serial I/O2
interrupt
Key input (key-
on wake-up)
Serial I/O1
receive
Serial I/O1
transmit
BRK instruction
Interrupt Request
Generating Conditions
Remarks
Interrupt Sources
Low
FFFC
16
FFFA
16
FFF8
16
FFF6
16
FFF4
16
FFF2
16
FFF0
16
FFEE
16
FFEC
16
FFEA
16
FFE8
16
FFE6
16
FFE4
16
FFE2
16
FFE0
16
FFDE
16
FFDC
16
High
FFFD
16
FFFB
16
FFF9
16
FFF7
16
FFF5
16
FFF3
16
FFF1
16
FFEF
16
FFED
16
FFEB
16
FFE9
16
FFE7
16
FFE5
16
FFE3
16
FFE1
16
FFDF
16
FFDD
16
Priority
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
Table 7 Interrupt vector addresses and priority
Notes 1:
Vector addresses contain interrupt jump destination addresses.
2:
Reset function in the same way as an interrupt with the highest priority.
3:
Either ADT interrupt or A-D converter interrupt can be used. Both ADT interrupt and A-D converter interrupt cannot be used.
Vector Addresses
(Note 1)
Reset
(Note 2)
At reset
At detection of either rising or
falling edge of INT
0
input
At detection of either rising or
falling edge of INT
1
input
When receive bus interrupt
source 1 request bit becomes
“1” from “0”
When receive bus interrupt
source 2 request bit becomes
“1” from “0”
When receive bus interrupt
source 3 request bit becomes
“1” from “0”
When transmit bus interrupt
source 1 request bit becomes
“1” from “0”
When transmit bus interrupt
source 2 request bit becomes
“1” from “0”
When transmit bus interrupt
source 3 request bit becomes
“1” from “0”
At timer X underflow
At timer Y underflow
At timer 2 underflow
At timer 3 underflow
At detection of either rising or
falling edge of INT
2
input
At completion of serial I/O3 data
transmission/reception
At detection of either rising or
falling edge of CNTR
0
input
At detection of either rising or
falling edge of CNTR
1
input
At timer 1 underflow
At detection of either rising or
falling edge of INT
3
input
At detection of either rising or
falling edge of INT
4
input
At detection of either rising or
falling edge of INT
5
input
At falling of ADT pin input
Non-maskable
External interrupt
(active edge selectable)
External interrupt
(active edge selectable)
The condition which the receive
bus interrupt factor request bit
becomes “1” is defined according
to each communication protocol
specification confirmation.
The condition which the transmit
bus interrupt factor request bit
becomes “1” is defined according
to each communication protocol
specification confirmation.
External interrupt
(active edge selectable)
Valid only when serial I/O3 is
selected
External interrupt
(active edge selectable)
External interrupt
(active edge selectable)
External interrupt
(active edge selectable)
External interrupt
(active edge selectable)
External interrupt
(active edge selectable)
Valid only when ADT interrupt is
selected
External interrupt
(falling valid)
Valid only when A-D converter
interrupt is selected
Valid only when serial I/O2 is
selected
External interrupt
(falling valid)
Valid only when serial I/O1 is
selected
Valid only when serial I/O1 is
selected
Non-maskable software interrupt
At completion of A-D converter
At completion of serial I/O2 data
transmission/reception
At falling of port P2
0
to P2
5
(at
input) input logical level AND
At completion of serial I/O1 data
reception
At completion of serial I/O1
transmission shift or when
transmission buffer is empty
At BRK instruction execution
相关PDF资料 |
PDF描述 |
|---|---|
| M38748EAF-XXXGP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38748EDD-XXXFS | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38748EDD-XXXGP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38748EDF-XXXFS | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38748EDF-XXXGP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M38748EAF-XXXGP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38748EAT-XXXFS | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38748EAT-XXXGP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38748EBD-XXXFS | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38748EBD-XXXGP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。