- 您现在的位置：买卖IC网 > PDF目录359089 > M68AW128ML55ND6T (意法半导体) 2 Mbit (128K x16) 3.0V Asynchronous SRAM PDF资料下载
参数资料
| 型号： | M68AW128ML55ND6T |
| 厂商： | 意法半导体 |
| 英文描述： | 2 Mbit (128K x16) 3.0V Asynchronous SRAM |
| 中文描述： | 2兆位（128K的× 16）3.0V异步SRAM |
| 文件页数： | 16/22页 |
| 文件大小： | 335K |
| 代理商： | M68AW128ML55ND6T |
M68AW128M
16/22
Table 8. Write Mode AC Characteristics
Note: 1. At any given temperature and voltage condition, t
WLQZ
is less than t
WHQX
for any given device.
2. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output
voltage levels.
Symbol
Parameter
M68AW128M
Unit
55
70
t
AVAV
Write Cycle Time
Min
55
70
ns
t
AVBH
Address Valid to LB, UB High
Min
45
60
ns
t
AVBL
Addess Valid to LB, UB Low
Min
0
0
ns
t
AVEH
Address Valid to Chip Enable High
Min
45
60
ns
t
AVEL
Address valid to Chip Enable Low
Min
0
0
ns
t
AVWH
Address Valid to Write Enable High
Min
45
60
ns
t
AVWL
Address Valid to Write Enable Low
Min
0
0
ns
t
BHAX
LB, UB High to Address Transition
Min
0
0
ns
t
BHDX
LB, UB High to Input Transition
Min
0
0
ns
t
BLBH
LB, UB Low to LB, UB High
Min
45
60
ns
t
BLEH
LB, UB Low to Chip Enable High
Min
45
60
ns
t
BLWH
LB, UB Low to Write Enable High
Min
45
60
ns
t
DVBH
Input Valid to LB, UB High
Min
25
30
ns
t
DVEH
Input Valid to Chip Enable High
Min
25
30
ns
t
DVWH
Input Valid to Write Enable High
Min
25
30
ns
t
EHAX
Chip Enable High to Address Transition
Min
0
0
ns
t
EHDX
Chip enable High to Input Transition
Min
0
0
ns
t
ELBH
Chip Enable Low to LB, UB High
Min
45
60
ns
t
ELEH
Chip Enable Low to Chip Enable High
Min
45
60
ns
t
ELWH
Chip Enable Low to Write Enable High
Min
45
60
ns
t
WHAX
Write Enable High to Address Transition
Min
0
0
ns
t
WHDX
Write Enable High to Input Transition
Min
0
0
ns
t
WHQX (1)
Write Enable High to Output Transition
Min
5
5
ns
t
WLBH
Write Enable Low to LB, UB High
Min
45
60
ns
t
WLEH
Write Enable Low to Chip Enable High
Min
45
60
ns
t
WLQZ (1,2)
Write Enable Low to Output Hi-Z
Max
20
20
ns
t
WLWH
Write Enable Low to Write Enable High
Min
45
60
ns
相关PDF资料 |
PDF描述 |
|---|---|
| M68AW128ML55ZB1 | 2 Mbit (128K x16) 3.0V Asynchronous SRAM |
| M68AW128ML55ZB1E | 2 Mbit (128K x16) 3.0V Asynchronous SRAM |
| M68AW128ML55ZB1F | 2 Mbit (128K x16) 3.0V Asynchronous SRAM |
| M68AW128ML55ZB1T | 2 Mbit (128K x16) 3.0V Asynchronous SRAM |
| M68AW128ML55ZB6 | 2 Mbit (128K x16) 3.0V Asynchronous SRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M68AW128ML55ZB1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:2 Mbit (128K x16) 3.0V Asynchronous SRAM |
| M68AW128ML55ZB1E | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:2 Mbit (128K x16) 3.0V Asynchronous SRAM |
| M68AW128ML55ZB1F | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:2 Mbit (128K x16) 3.0V Asynchronous SRAM |
| M68AW128ML55ZB1T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:2 Mbit (128K x16) 3.0V Asynchronous SRAM |
| M68AW128ML55ZB6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:2 Mbit (128K x16) 3.0V Asynchronous SRAM |
发布紧急采购，3分钟左右您将得到回复。