参数资料
| 型号： | X5648S14 |
| 厂商： | Intersil |
| 文件页数： | 5/18页 |
| 文件大小： | 0K |
| 描述： | IC SUPERVISOR CPU 64K EE 14-SOIC |
| 标准包装： | 50 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 低有效 |
| 复位超时： | 最小为 100 ms |
| 电压 - 阀值： | 4.38V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 14-SOICN |
| 包装： | 管件 |
X5648, X5649
Figure 4. Sample V TRIP Reset Circuit
V P
4.7K
NC
4.7K
V TRIP
Adj.
+
NC
1
2
3
4
X5648/49
8
7
6
5
NC
RESET
Program
10K
10K
Reset V TRIP
Test V TRIP
Set V TRIP
SPI SERIAL MEMORY
The memory portion of the device is a CMOS serial
EEPROM array with Intersil’s block lock protection. The
array is internally organized as x 8. The device features
a Serial Peripheral Interface (SPI) and software proto-
col allowing operation on a simple four-wire bus.
The device utilizes Intersil’s proprietary Direct Write ?
cell, providing a minimum endurance of 100,000
cycles and a minimum data retention of 100 years.
The device is designed to interface directly with the
synchronous Serial Peripheral Interface (SPI) of many
popular micro controller families. It contains an 8-bit
Write Enable Latch
The device contains a write enable latch. This latch
must be SET before a write operation is initiated. The
WREN instruction will set the latch and the WRDI
instruction will reset the latch (Figure 3). This latch is
automatically reset upon a power-up condition and
after the completion of a valid write cycle.
Status Register
The RDSR instruction provides access to the status
register. The status register may be read at any time,
even during a write cycle. The status register is for-
matted as follows:
instruction register that is accessed via the SI input,
with data being clocked in on the rising edge of SCK.
CS must be LOW during the entire operation.
7
WPEN
6
FLB
5
0
4
0
3
BL1
2
BL0
1
WEL
0
WIP
All instructions (Table 1), addresses and data are trans-
ferred MSB first. Data input on the SI line is latched on
the first rising edge of SCK after CS goes LOW. Data is
output on the SO line by the falling edge of SCK. SCK is
static, allowing the user to stop the clock and then start
it again to resume operations where left off.
Table 1. Instruction Set
The Write-In-Progress (WIP) bit is a volatile, read only
bit and indicates whether the device is busy with an
internal nonvolatile write operation. The WIP bit is read
using the RDSR instruction. When set to a “1”, a non-
volatile write operation is in progress. When set to a
“0”, no write is in progress.
Instruction Name
WREN
SFLB
WRDI/RFLB
RSDR
WRSR
READ
WRITE
Instruction Format*
0000 0110
0000 0000
0000 0100
0000 0101
0000 0001
0000 0011
0000 0010
Operation
Set the write enable latch (enable write operations)
Set flag bit
Reset the write enable latch/reset flag bit
Read status register
Write status register (watchdog, block lock, WPEN & flag bits)
Read data from memory array beginning at selected address
Write data to memory array beginning at selected address
Note:
*Instructions are shown MSB in left most position. Instructions are transferred MSB first.
5
FN8136.0
March 17, 2005
相关PDF资料 |
PDF描述 |
|---|---|
| X5648PI-4.5A | IC SUPERVISOR CPU 64K EE 8-DIP |
| MAX8805XEWEAD+T | IC PWM STEP-DN CONV 650MA 16-WLP |
| X5648PI-2.7A | IC SUPERVISOR CPU 64K EE 8-DIP |
| EBM36DTMN-S273 | CONN EDGECARD 72POS R/A .156 SLD |
| MCP1700T-2301E/TT | IC REG LDO 2.3V .2A SOT-23-3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCP23S09ESO | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8-Bit I/O Expander with Open-Drain Outputs |
| MCP23S09ESS | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8-Bit I/O Expander with Open-Drain Outputs |
| MCP23S09T | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8-Bit I/O Expander with Open-Drain Outputs |
| MCP23S09T-E/MG | 功能描述:接口 - 专用 8B I/O Expander SPI interface RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| MCP23S09T-E/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8-Bit I/O Expander with Open-Drain Outputs |
发布紧急采购，3分钟左右您将得到回复。