参数资料
型号: MCZ33989EG
厂商: Freescale Semiconductor
文件页数: 30/72页
文件大小: 0K
描述: IC SYSTEM BASIS CHIP CAN 28-SOIC
标准包装: 26
系列: *
应用: *
接口: *
电源电压: *
封装/外壳: 28-SOIC(0.295",7.50mm 宽)
供应商设备封装: 28-SOIC W
包装: 管件
安装类型: 表面贴装
Analog Integrated Circuit Device Data
36
Freescale Semiconductor
33989
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Wake-up Input Register (WUR)
The local wake-up inputs, L0, L1, L2, and L3 can be used in both Normal and Standby modes as port expander, as well as
and for waking up the SBC in Sleep or Stop modes. See Table 22.
The wake-up inputs can be configured separately, while L0 and L1 are configured together. Bits L2 and L3 are configured
together. See Table 23.
Table 24 provides Status bits data.
Timing Register (TIM1/2)
This register is composed of two registers:
1. TIM1–controls the watchdog timing selection as well as the window or timeout option. TIM1 is selected when bit D3 is 0.
Please see Table 25.
2. TIM2–is used to define the timing for the cyclic sense and forced wake-up function. TIM2 is selected when bit D3 is read
operation it is not allowed in either TIM1 or TIM2 registers. Please see Table 27.
Table 22. WUR Register
WUR
D3
D2
D1
D0
$100B
W
LCTR3
LCTR2
LCTR1
LCTR0
R
L3WU
L2WU
L1WU
L0WU
Reset Value
0
Reset Condition
POR, NR2R, N2R, STB2R, STO2R
Table 23. WUR Control Bits
LCTR3
LCTR2
LCTR1
LCTR0
L0/L1 Config
L2/L3 Config
x
0
Inputs Disabled
x
0
1
High Level Sensitive
x
1
0
Low Level Sensitive
x
1
Both Level Sensitive
0
x
Inputs Disabled
0
1
x
High Level Sensitive
1
0
x
Low Level Sensitive
1
x
Both Level Sensitive
Table 24. WUR Status Bits
Status Bit
Description
L3WU
Wake-up Occurred (Sleep/Stop Modes), Logic State on Lx (Standby/Normal Modes)
L2WU
L1WU
L0WU
Notes: Status bits have two functions. After SBC wake-up, they indicate the wake-up source (Example: L2WU set at 1 if wake-up source is L2
input). After SBC wake and once the WUR has been read, status bits indicates the real time state of the LX inputs (1 mean LX is above
threshold, 0 means that LX input is below threshold).
If, after a wake-up from LX input, a WD timeout occurs before the first reading of the WUR register, the LXxWU bits are reset. This can occur
only if SBC was in Stop mode.
相关PDF资料
PDF描述
V150A12E500B3 CONVERTER MOD DC/DC 12V 500W
MCZ33884EGR2 IC MULTIPLE CONTACT MON 24-SOIC
V110B8H150BL3 CONVERTER MOD DC/DC 8V 150W
MS27484T18A35SN CONN PLUG 66POS STRAIGHT W/SCKT
MCZ33990EFR2 IC TRANSCEIVER J-1850 BUS 8-SOIC
相关代理商/技术参数
参数描述
MCZ33989EG 制造商:Freescale Semiconductor 功能描述:IC SYSTEM BASIS W/CAN TRANCEIVER
MCZ33989EGR2 功能描述:网络控制器与处理器 IC SBC-HS RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
MCZ33990EF 功能描述:网络控制器与处理器 IC CLASS B SERIAL TRANS. RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
MCZ33990EF 制造商:Freescale Semiconductor 功能描述:TRANCEIVER J-1850 CLASS B 8SOIC
MCZ33990EF/R2 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Enhanced Class B Serial Transceiver