- 您现在的位置：买卖IC网 > PDF目录9191 > MPC92433AE (IDT, Integrated Device Technology Inc)IC SYNTHESIZER LVPECL 48-LQFP PDF资料下载
参数资料
| 型号： | MPC92433AE |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 4/21页 |
| 文件大小： | 0K |
| 描述： | IC SYNTHESIZER LVPECL 48-LQFP |
| 标准包装： | 250 |
| 类型： | 时钟/频率合成器 |
| PLL： | 带旁路 |
| 输入： | LVCMOS，晶体 |
| 输出： | LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 3:2 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 1.428GHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-TQFP（7x7） |
| 包装： | 托盘 |
| 其它名称： | 800-2267 MPC92433AE-ND |
MPC92433 Data Sheet
1428MHZ DUAL OUTPUT LVPECL CLOCK SYNTHESIZER
MPC92433 REVISION 3 FEBRUARY 6, 2013
12
2013 Integrated Device Technology, Inc.
Read Mode (R/W = 1)
The configuration registers are read by the bus controller by the
initiation of a read transfer. The MPC92433 supports read
transfers immediately after the first byte without a change in the
transfer direction. Immediately after the bus controller sends the
slave address, the MPC92433 acknowledges and then sends
both configuration register PLL_L and PLL_H (back-to-back) to
the bus controller. The CMD register cannot be read. In order to
read the two synthesizer registers and the current PLL
configuration setting, the user can 1) read PLL_L, PLL_H, write
the GET command (loads the current configuration into PLL_L,
PLL_H) and read PLL_L, PLL_H again. Note that the PLL_L,
PLL_H registers and divider settings may not be equivalent after
the following cases:
a.
Writing the INC command
b.
Writing the DEC command
c.
Writing PLL_L, PLL_H registers with a new
configuration and not writing the LOAD command.
Device Startup
General Device Configuration
It is recommended to reset the MPC92433 during or
immediately after the system powers up (MR = 0). The device
acquires an initial PLL divider configuration through the parallel
interface pins M[9:0], NA[2:0], N, and P(1) with the low-to-high
transition of MR(2). PLL frequency lock is achieved within the
specified lock time (tLOCK) and is indicated by an assertion of the
LOCK signal which completes the startup procedure. It is
recommended to disable the outputs (CLK_STOPx = 0) until PLL
lock is achieved to suppress output frequency transitions. The
output frequency can be reconfigured at any time through either
the parallel or the serial interface.
Note that a PLL configuration obtained by the parallel interface
can be read through I2C independent on the current programming
mode (parallel or serial). Refer to the I2C — Register Access in
Parallel Mode section for additional information on how to read a
PLL startup configuration through the I2C interface.
Starting-Up Using the Parallel Interface
The simplest way to use the MPC92433 is through the parallel
interface. The serial interface pins (SDA, SDL) and ADDR[1:0])
can be left open and PLOAD is set to logic low. After the release
of MR and at any other time the PLL/output frequency
configuration is directly set to through the M[9:0], NA[2:0], NB, and
P pins.
Start-Up Using the Serial (I2C) Interface
Figure 4. Start-Up Using I2C Interface
Set PLOAD = 1, CLK_STOPx = L and leave the parallel
interface pins (M[9:0], NA[2:0], N, and P) open. The PLL dividers
are configured by the default configuration at the low-to-high
transition of MR. This initial PLL configuration can be re-
programmed to the final VCO frequency at any time through the
serial interface. After the PLL achieved lock at the desired VCO
frequency, enable the outputs by setting CLK_STOPx = H. PLL
lock and re-lock (after any configuration change through M or P)
is indicated by LOCK being asserted.
Table 19. Configuration Register Read Transfer
1 bit
7 bits
1 bit
8 bits
1 bit
8 bits
1 bit
Start
Slave address
R/W
ACK
PLL_L
ACK
PLL_H
ACK
Stop
10110xx(1)
1. xx = state of ADR1, ADR0 pins
1
Data
Master
Mast
Slave
Mast
Slave
Master
Slave
1. The parallel interface pins M[9:0], NA[2:0], N, and P may be left open (floating). In this case the initial PLL configuration will have the default setting of
M = 500, P = 1, NA[2:0] = 010, NB = 0, resulting in an internal VCO frequency of 2000 MHz (fref = 16 MHz) and an output frequency of 250 MHz.
2. The initial PLL configuration is independent on the selected programming mode (PLOAD low or high)
VCC
MR
P, M, N
PLOAD
LOCK
CLK_STOPx
QA, QB
Stable & Valid
Selects I2C
Acquiring Lock
PLL Lock
Disabled (Low)
tPLH
Active
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B1B-MY-F1 | CONVERTER MOD DC/DC 95V 50W |
| X9258TV24Z-2.7 | IC XDCP QUAD 256TP 100K 24TSSOP |
| VI-B1B-MW-F4 | CONVERTER MOD DC/DC 95V 100W |
| VI-B1B-MW-F2 | CONVERTER MOD DC/DC 95V 100W |
| X9250UV24IZ | IC XDCP QUAD 256TP 50K 24-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC92433AER2 | 功能描述:时钟合成器/抖动清除器 FSL 1428MHz Dual Out put LVPECL Clock Syn RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| MPC92439 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:900MHz, Low Voltage, LVPECL Clock Syntheesizer |
| MPC92439AC | 功能描述:IC SYNTHESIZER LVPECL 32-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| MPC92439ACR2 | 功能描述:IC SYNTHESIZER LVPECL 32-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| MPC92439EI | 功能描述:时钟合成器/抖动清除器 FSL 900MHz LVPECL Freq. Synthesizer RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。