参数资料
型号: NM24C03UFLZEMT8
厂商: FAIRCHILD SEMICONDUCTOR CORP
元件分类: PROM
英文描述: I2C Serial EEPROM
中文描述: 256 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8
封装: PLASTIC, TSSOP-8
文件页数: 10/13页
文件大小: 99K
代理商: NM24C03UFLZEMT8
10
www.fairchildsemi.com
NM24C02U/NM24C03U Rev. B.1
N
Write Operations
BYTE WRITE
For a write operation a second address field is required which is
a word address that is comprised of eight bits and provides access
to any one of the 256 bytes in the selected page of memory. Upon
receipt of the byte address the NM24C02U/03U responds with an
acknowledge and waits for the next eight bits of data, again,
responding with an acknowledge. The master then terminates the
transfer by generating a stop condition, at which time the
NM24C02U/03U begins the internal write cycle to the nonvolatile
memory. While the internal write cycle is in progress the
NM24C02U/03U inputs are disabled, and the device will not
respond to any requests from the master. Refer to Figure 6 or the
address, acknowledge and data transfer sequence.
PAGE WRITE
The NM24C02U/03U is capable of a sixteen byte page write
operation. It is initiated in the same manner as the byte write
operation; but instead of terminating the write cycle after the first
data byte is transferred, the master can transmit up to fifteen more
bytes. After the receipt of each byte, the NM24C02U/03U will
respond with an acknowledge.
After the receipt of each byte, the internal address counter
increments to the next address and the next SDA data is accepted.
If the master should transmit more than sixteen bytes prior to
generating the stop condition, the address counter will "roll over"
and the previously written data will be overwritten. As with the byte
write operation, all inputs are disabled until completion of the
internal write cycle. Refer to Figure 7 for the address, acknowl-
edge, and data transfer sequence.
S
T
O
P
Bus Activity:
Master
SDA Line
Bus Activity:
NM24C02U/03U
DATA n + 15
DATA n + 1
DATA n
WORD ADDRESS (n)
A
C
K
S
T
A
R
T
SLAVE
ADDRESS
A
C
K
A
C
K
A
C
K
A
C
K
S
T
O
P
A
C
K
DATA
A
C
K
A
C
K
S
T
A
R
T
WORD
ADDRESS
SLAVE
ADDRESS
Bus Activity:
Master
SDA Line
Bus Activity:
NM24C02U/03U
DS800007-15
DS800007-16
Acknowledge Polling
Once the stop condition is issued to indicate the end of the host
s
write operation the NM24C02U/03U initiates the internal write
cycle. ACK polling can be initiated immediately. This involves
issuing the start condition followed by the slave address for a write
operation. If the NM24C02U/03U is still busy with the write
operation no ACK will be returned. If the NM24C02U/03U has
completed the write operation an ACK will be returned and the
host can then proceed with the next read or write operation.
Write Protection (NM24C03U Only)
Programming of the upper half of the memory will not take place
if the WP pin of the NM24C03U is connected to V
CC
. The
NM24C03U will accept slave and byte addresses; but if the
memory accessed is write protected by the WP pin, the NM24C03U
will not generate an acknowledge after the first byte of data has
been received, and thus the program cycle will not be started when
the stop condition is asserted.
Byte Write (Figure 6)
Page Write (Figure 7)
相关PDF资料
PDF描述
NM24C03ULEMT8 I2C Serial EEPROM
NM24C03ULZEMT8 I2C Serial EEPROM
NM24C02 2K-Bit Standard 2-Wire Bus
NM24C03 2K-Bit Standard 2-Wire Bus
NM24C02VN I2C Serial EEPROM
相关代理商/技术参数
参数描述
NM24C03ULEMT8 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:I2C Serial EEPROM
NM24C03ULZEMT8 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:I2C Serial EEPROM
NM24C03UM8X 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述:
NM24C03VM8 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:I2C Serial EEPROM
NM24C03VMT8 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:I2C Serial EEPROM