参数资料
| 型号： | ISL6336ACRZ |
| 厂商： | Intersil |
| 文件页数： | 19/31页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM 6PHASE BUCK 48-QFN |
| 标准包装： | 43 |
| 应用： | 控制器，Intel VR11.1 |
| 输入电压： | 3 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.5 V ~ 1.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
ISL6336, ISL6336A
Dynamic VID
Modern microprocessors need to make changes to their
core voltage as part of the normal operation. They direct the
core-voltage regulator to do this by making changes to the
VID inputs during the regulator operation. The power
management solution is required to monitor the DAC inputs
and respond to on-the-fly VID changes in a controlled
manner. Supervising the safe output voltage transition within
the DAC range of the processor without discontinuity or
disruption is a necessary function of the core-voltage
regulator.
comparator holds the ISL6336, ISL6336A in shutdown
until the voltage at EN_PWR rises above 0.875V. The
enable comparator has about 130mV of hysteresis to
prevent bounce. It is important that the driver ICs reach
their POR level before the ISL6336, ISL6336A becomes
enabled. The schematic in Figure 8 demonstrates
sequencing the ISL6336, ISL6336A with the ISL66xx
family of Intersil MOSFET drivers, which require 12V
bias.
3. The voltage on EN_VTT must be higher than 0.875V to
enable the controller. This pin is typically connected to the
output of the VTT voltage regulator.
In order to ensure a smooth transition of output voltage
during VID change, a VID step change smoothing network,
ISL6336, ISL6336A INTERNAL CIRCUIT
EXTERNAL CIRCUIT
composed of R REF and C REF , can be used. The selection of
R REF is based on the desired offset voltage as detailed
VCC
+ 12 V
The selection of C REF is based on the time duration for 1-bit
VID change and the allowable delay time.
Assuming the microprocessor controls the VID change at
1-bit every t VID , the relationship between the time constant
of R REF and C REF network and t VID is given by Equation 13.
C REF ? R REF = t VID
(EQ. 13)
During dynamic VID transition and VID up steps, the
overcurrent trip point increases by 140% to avoid false
POR
CIRCUIT
ENABLE
COMPARATOR
+
-
0.875V
+
-
100k Ω
EN_PWR
9.1k Ω
EN_VTT
triggering OCP circuits, while the overvoltage trip point is set
to its maximum VID OVP trip level. If dynamic VID occurs
when PSI# is asserted, the controller will activate all phases
and complete the transition at which point the status of the
PSI# pin will control operation.
Operation Initialization
Prior to converter initialization, proper conditions must exist
on the enable inputs and VCC. When the conditions are met,
the controller begins soft-start. Once the output voltage is
within the proper window of operation, VR_RDY asserts
logic high.
Enable and Disable
While in shutdown mode, the PWM outputs are held in a
high-impedance state to assure the drivers remain off. The
following input conditions must be met before the ISL6336,
ISL6336A is released from shutdown mode.
1. The bias voltage applied at VCC must reach the internal
power-on reset (POR) rising threshold. Once this
threshold is reached, proper operation of all aspects of
the ISL6336, ISL6336A is guaranteed. Hysteresis
between the rising and falling thresholds assure that once
enabled, the ISL6336, ISL6336A will not inadvertently
turn off unless the bias voltage drops substantially (see
“Electrical Specifications” table beginning on page 7).
2. The ISL6336, ISL6336A features an enable input
(EN_PWR) for power sequencing between the controller
bias voltage and another voltage rail. The enable
19
0.875V
SOFT-START
AND
FAULT LOGIC
FIGURE 8. POWER SEQUENCING USING THRESHOLD
SENSITIVE ENABLE (EN) FUNCTION
When all conditions above are satisfied, ISL6336, ISL6336A
begins soft-start and ramps the output voltage to 1.1V first.
After remaining at 1.1V for some time, ISL6336, ISL6336A
reads the VID code at VID input pins. If the VID code is valid,
ISL6336, ISL6336A will regulate the output to the final VID
setting. If the VID code is an OFF code, ISL6336, ISL6336A
will shut down, and cycling VCC, EN_PWR or EN_VTT is
needed to restart.
Soft-Start
ISL6336, ISL6336A based VR has 4 periods during soft-start
as shown in Figure 9. After VCC, EN_VTT and EN_PWR
reach their POR/enable thresholds, The controller will have
fixed delay period t D1 . After this delay period, the VR will
begin first soft-start ramp until the output voltage reaches
1.1V Vboot voltage. Then, the controller will regulate the VR
voltage at 1.1V for another fixed period t D3 . At the end of t D3
period, ISL6336, ISL6336A reads the VID signals. If the VID
code is valid, ISL6336, ISL6336A will initiate the second
FN6504.1
May 28, 2009
相关PDF资料 |
PDF描述 |
|---|---|
| RSA24DRMH | CONN EDGECARD 48POS .125 SQ WW |
| 2512-182K | POWER INDUCTOR 1.8UH SMD |
| X40021S14-BT1 | IC VOLTAGE MONITOR DUAL 14-SOIC |
| HSC08DTES | CONN EDGECARD 16POS .100 EYELET |
| ISL6265CHRTZ-T | IC CTRLR MULTI-OUTPUT 48TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P89LPC9351FDH | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 8-bit ADC |
| P89LPC9351FDH,518 | 功能描述:8位微控制器 -MCU Enhanced LPC935 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| P89LPC935FA | 制造商:NXP Semiconductors 功能描述:IC MCU 8BIT 80C51 8K FLASH PLCC28 |
| P89LPC935FA,129 | 功能描述:8位微控制器 -MCU 80C51 8K FL 768B RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| P89LPC935FA129 | 制造商:NXP Semiconductors 功能描述:IC 8BIT MCU 80C51 18MHZ LCC-28 |
发布紧急采购，3分钟左右您将得到回复。