参数资料
| 型号： | ISL6336ACRZ |
| 厂商： | Intersil |
| 文件页数： | 20/31页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM 6PHASE BUCK 48-QFN |
| 标准包装： | 43 |
| 应用： | 控制器，Intel VR11.1 |
| 输入电压： | 3 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.5 V ~ 1.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
ISL6336, ISL6336A
V IMON = ------------------- ? ------------------ ? I OUT
R ISEN
soft-start ramp until the voltage reaches the VID voltage
minus the offset voltage.
N
R IMON R X
(EQ. 17)
where V IMON is the voltage at the IMON pin, R IMON is the
V OUT , 500mV/DIV
resistor between IMON and GND, I OUT is the total output
current of the converter, R ISEN is the sense resistor
connected to the ISEN+ pin, N is the active channel number
and R X is the DC resistance of the current sense element.
t D1
t D2
t D3 t D4
t D5
The resistor from the IMON pin to GND should be chosen to
ensure that the voltage at the IMON pin is less than 1.12V
t SS = t D1 + t D2 + t D3 + t D4
EN_VTT
VR_RDY
500μs/DIV
FIGURE 9. SOFT-START WAVEFORMS
The soft-start time is the sum of the 4 periods as shown in
Equation 14:
(EQ. 14)
t D1 is a fixed delay with a typical value as 1.36ms. t D3 is
determined by a fixed 85μs plus the time to obtain valid VID
voltage. If the VID is valid before the output reaches the
1.1V, the minimum time to validate the VID input is 500ns.
Therefore the minimum t D3 is about 86μs.
During t D2 and t D4 , ISL6336, ISL6336A digitally controls the
DAC voltage change at 6.25mV per step. The time for each
step is determined by the frequency of the soft-start oscillator,
which is defined by a resistor R SS from SS pin to GND or
VCC. The equations are the same for the case where R SS is
connected to GND or VCC. The two soft-start ramp times t D2
under the maximum load current. The IMON pin voltage is
clamped at a maximum of 1.12V. Once the 1.12V threshold
is reached, an overcurrent shutdown will be initiated as
A small capacitor can be placed between the IMON pin and
GND to reduce noise. In addition, some applications will
require the V IMON signal to be filtered with a minimum time
constant. The filter capacitor can be chosen appropriately
based on the R IMON value to set the desired time constant.
V IMON_OFS
t D2 = ------------------------ ( μ s )
6.25 ? 25
and t D4 can be calculated based on the Equations 15 and 16:
1.1 ? R SS
(EQ. 15)
0V
0A LOAD INCREASING
FIGURE 10. IMON VOLTAGE vs OUTPUT CURRENT
t D4 = ------------------------------------------------------ ( μ s )
( ( V VID – 1.1 ) ? R SS )
6.25 ? 25
(EQ. 16)
The voltage at the IMON pin will vary linearly with output
current, as shown in Figure 10 with some tolerance. Some
applications may require the addition of a positive offset on
For example, when VID is set to 1.5V and the R SS is set at
100k Ω , the first soft-start ramp time t D2 will be 704μs and the
second soft-start ramp time t D4 will be 256μs.
After the DAC voltage reaches the final VID setting,
VR_RDY will be set to high with the fixed delay t D5 . The
IMON to offset for the tolerance at the maximum IMON
voltage value. This can be done by connecting a resistor
from the IMON pin to VCC as shown in Figure 11. The
required value for R VCC can be determined by using
Equation 18:
R VCC = ---------------------------------------------------------------------------------------------------------------------
typical value for t D5 is 85μs. Before VR_RDY is released,
the controller disregards the PSI# input and always operates
in normal CCM PWM mode.
R IMON ? ( VCC – V IMONOFS – V IMONMAX )
V IMONOFS
(EQ. 18)
Current Sense Output
The current sourced at the IMON pin is equal to the sensed
average current inside the ISL6336, ISL6336A, I AVG . In a
typical application, a resistor is placed from the IMON pin to
GND to generate a voltage which is proportional to the load
current as shown in Equation 17
20
where R IMON is the resistor from IMON to GND, V IMONOFS
is the desired offset voltage at V IMONMAX , and V IMONMAX
is the voltage at IMON at the maximum load current.
For example, if the maximum IMON voltage is 900mV at full
load and the required offset voltage is 50mV and R IMON is
10k Ω then R VCC should be 810k Ω . R IMON should be
connected to GND near the load to increase accuracy.
FN6504.1
May 28, 2009
相关PDF资料 |
PDF描述 |
|---|---|
| RSA24DRMH | CONN EDGECARD 48POS .125 SQ WW |
| 2512-182K | POWER INDUCTOR 1.8UH SMD |
| X40021S14-BT1 | IC VOLTAGE MONITOR DUAL 14-SOIC |
| HSC08DTES | CONN EDGECARD 16POS .100 EYELET |
| ISL6265CHRTZ-T | IC CTRLR MULTI-OUTPUT 48TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P89LPC9351FDH | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 8-bit ADC |
| P89LPC9351FDH,518 | 功能描述:8位微控制器 -MCU Enhanced LPC935 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| P89LPC935FA | 制造商:NXP Semiconductors 功能描述:IC MCU 8BIT 80C51 8K FLASH PLCC28 |
| P89LPC935FA,129 | 功能描述:8位微控制器 -MCU 80C51 8K FL 768B RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| P89LPC935FA129 | 制造商:NXP Semiconductors 功能描述:IC 8BIT MCU 80C51 18MHZ LCC-28 |
发布紧急采购，3分钟左右您将得到回复。