- 您现在的位置：买卖IC网 > PDF目录367818 > PCF8579U7 (NXP SEMICONDUCTORS) LCD column driver for dot matrix graphic displays PDF资料下载
参数资料
| 型号： | PCF8579U7 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 显示驱动器 |
| 英文描述： | LCD column driver for dot matrix graphic displays |
| 中文描述： | LIQUID CRYSTAL DISPLAY DRIVER, UUC55 |
| 封装： | DIE-56 |
| 文件页数： | 12/40页 |
| 文件大小： | 287K |
| 代理商： | PCF8579U7 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
1997 Apr 01
12
Philips Semiconductors
Product specification
LCD column driver for dot matrix graphic
displays
PCF8579
7.3
Timing generator
The timing generator of the PCF8579 organizes the
internal data flow from the RAM to the display drivers.
An external synchronization pulse SYNC is received from
the PCF8578. This signal maintains the correct timing
relationship between cascaded devices.
7.4
Column drivers
Outputs C0 to C39 are column drivers which must be
connected to the LCD. Unused outputs should be left
open-circuit.
7.5
Display RAM
The PCF8579 contains a 32
×
40-bit static RAM which
stores the display data. The RAM is divided into 4 banks of
40 bytes (4
×
8
×
40 bits). During RAM access, data is
transferred to/from the RAM via the I
2
C-bus.
7.6
Data pointer
The addressing mechanism for the display RAM is
realized using the data pointer. This allows an individual
data byte or a series of data bytes to be written into, or read
from, the display RAM, controlled by commands sent on
the I
2
C-bus.
7.7
Subaddress counter
The storage and retrieval of display data is dependent on
the content of the subaddress counter. Storage and
retrieval take place only when the contents of the
subaddress counter agree with the hardware subaddress
at pins A0, A1, A2 and A3.
7.8
I
2
C-bus controller
The I
2
C-bus controller detects the I
2
C-bus protocol, slave
address, commands and display data bytes. It performs
the conversion of the data input (serial-to-parallel) and the
data output (parallel-to-serial). The PCF8579 acts as an
I
2
C-bus slave transmitter/receiver. Device selection
depends on the I
2
C-bus slave address, the hardware
subaddress and the commands transmitted.
7.9
Input filters
To enhance noise immunity in electrically adverse
environments, RC low-pass filters are provided on the
SDA and SCL lines.
7.10
RAM access
There are three RAM ACCESS modes:
Character
Half-graphic
Full-graphic.
These modes are specified by bits G1 and G0 of the RAM
ACCESS command. The RAM ACCESS command
controls the order in which data is written to or read from
the RAM (see Fig.8).
To store RAM data, the user specifies the location into
which the first byte will be loaded (see Fig.9):
Device subaddress (specified by the DEVICE SELECT
command)
RAM X-address (specified by the LOAD X-ADDRESS
command)
RAM bank (specified by bits Y1 and Y0 of the RAM
ACCESS command).
Subsequent data bytes will be written or read according to
the chosen RAM access mode. Device subaddresses are
automatically incremented between devices until the last
device is reached. If the last device has subaddress 15,
further display data transfers will lead to a wrap-around of
the subaddress to 0.
7.11
Display control
The display is generated by continuously shifting rows of
RAM data to the dot matrix LCD via the column outputs.
The number of rows scanned depends on the multiplex
rate set by bits M1 and M0 of the SET MODE command.
The display status (all dots on/off and normal/inverse
video) is set by bits E1 and E0 of the SET MODE
command. For bank switching, the RAM bank
corresponding to the top of the display is set by bits
B1 and B0 of the SET START BANK command. This is
shown in Fig.10 This feature is useful when scrolling in
alphanumeric applications.
7.12
TEST pin
The TEST pin must be connected to V
SS
.
相关PDF资料 |
PDF描述 |
|---|---|
| PCF8579H | LCD column driver for dot matrix graphic displays |
| PCF8582C-2 | 256 to 1024 x 8-bit CMOS EEPROMs with I2C-bus interface |
| PCF85XXC-2 | 2 POLE 480VAC 30A AC CONTROL |
| PCF8594C-2 | 256 to 1024 x 8-bit CMOS EEPROMs with I2C-bus interface |
| PCF8594C-2P | PCF85xxC-2 family 256 to 1024 ⅴ 8-bit CMOS EEPROMs with I2C-bus interface |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PCF8582C | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Smart, simple solutions for the 12 most common design concerns |
| PCF8582C-2 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:256 x 8-bit CMOS EEPROMS with I2C-bus interface |
| PCF8582C-2_04 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:256 x 8-bit CMOS EEPROM with I2C-bus interface |
| PCF8582C2D | 制造商:NXP Semiconductors 功能描述: 制造商:NXP Semiconductors 功能描述:EEPROM Serial-I2C 2K-Bit 256 x 8 3.3V/5V 8-Pin SO Tube |
| PCF8582C2N | 功能描述:电可擦除可编程只读存储器 电可擦除可编程只读存储器 256X8 W/I2C 100KHZ -40+85 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。