参数资料
型号: PCF8579U7
厂商: NXP SEMICONDUCTORS
元件分类: 显示驱动器
英文描述: LCD column driver for dot matrix graphic displays
中文描述: LIQUID CRYSTAL DISPLAY DRIVER, UUC55
封装: DIE-56
文件页数: 16/40页
文件大小: 287K
代理商: PCF8579U7
1997 Apr 01
16
Philips Semiconductors
Product specification
LCD column driver for dot matrix graphic
displays
PCF8579
8
I
2
C-BUS PROTOCOL
Two 7-bit slave addresses (0111100 and 0111101) are
reserved for both the PCF8578 and PCF8579. The least
significant bit of the slave address is set by connecting
input SA0 to either logic 0 (V
SS
) or logic 1 (V
DD
).
Therefore, two types of PCF8578 or PCF8579 can be
distinguished on the same I
2
C-bus which allows:
1.
One PCF8578 to operate with up to 32 PCF8579s on
the same I
2
C-bus for very large applications.
2.
The use of two types of LCD multiplex schemes on the
same I
2
C-bus.
In most applications the PCF8578 will have the same slave
address as the PCF8579.
The I
2
C-bus protocol is shown in Fig.11.
All communications are initiated with a start condition (S)
from the I
2
C-bus master, which is followed by the desired
slave address and read/write bit. All devices with this slave
address acknowledge in parallel. All other devices ignore
the bus transfer.
In WRITE mode (indicated by setting the read/write bit
LOW) one or more commands follow the slave address
acknowlegement. The commands are also acknowledged
by all addressed devices on the bus.
The last command must clear the continuation bit C. After
the last command a series of data bytes may follow.
The acknowlegement after each byte is made only by the
(A0, A1, A2 and A3) addressed PCF8579 or PCF8578
with its implicit subaddress 0. After the last data byte has
been acknowledged, the I
2
C-bus master issues a stop
condition (P).
In READ mode, indicated by setting the read/write bit
HIGH, data bytes may be read from the RAM following the
slave address acknowlegement. After this
acknowlegement the master transmitter becomes a
master receiver and the PCF8579 becomes a slave
transmitter. The master receiver must acknowledge the
reception of each byte in turn. The master receiver must
signal an end of data to the slave transmitter, by
not
generating an acknowledge on the last byte clocked out of
the slave. The slave transmitter then leaves the data line
HIGH, enabling the master to generate a stop
condition (P).
Display bytes are written into, or read from, the RAM at the
address specified by the data pointer and subaddress
counter. Both the data pointer and subaddress counter are
automatically incremented, enabling a stream of data to be
transferred either to, or from, the intended devices.
In multiple device applications, the hardware subaddress
pins of the PCF8579s (A0 to A3) are connected to V
SS
or
V
DD
to represent the desired hardware subaddress code.
If two or more devices share the same slave address, then
each device
must
be allocated a unique hardware
subaddress.
相关PDF资料
PDF描述
PCF8579H LCD column driver for dot matrix graphic displays
PCF8582C-2 256 to 1024 x 8-bit CMOS EEPROMs with I2C-bus interface
PCF85XXC-2 2 POLE 480VAC 30A AC CONTROL
PCF8594C-2 256 to 1024 x 8-bit CMOS EEPROMs with I2C-bus interface
PCF8594C-2P PCF85xxC-2 family 256 to 1024 ⅴ 8-bit CMOS EEPROMs with I2C-bus interface
相关代理商/技术参数
参数描述
PCF8582C 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Smart, simple solutions for the 12 most common design concerns
PCF8582C-2 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:256 x 8-bit CMOS EEPROMS with I2C-bus interface
PCF8582C-2_04 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:256 x 8-bit CMOS EEPROM with I2C-bus interface
PCF8582C2D 制造商:NXP Semiconductors 功能描述: 制造商:NXP Semiconductors 功能描述:EEPROM Serial-I2C 2K-Bit 256 x 8 3.3V/5V 8-Pin SO Tube
PCF8582C2N 功能描述:电可擦除可编程只读存储器 电可擦除可编程只读存储器 256X8 W/I2C 100KHZ -40+85 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8