参数资料
| 型号： | LTC3617EUDD#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 15/20页 |
| 文件大小： | 0K |
| 描述： | IC REG SYNC 6A BUCK 24QFN |
| 标准包装： | 2,500 |
| 应用： | 转换器，DDR，DDR2，DDR3 |
| 输入电压： | 2.25 V ~ 5.5 V |
| 输出数： | 1 |
| 输出电压： | 可调至 0.5V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-WFQFN 裸露焊盘 |
| 供应商设备封装： | 24-QFN（3x5） |
| 包装： | 带卷 (TR) |
LTC3617
APPLICATIONS INFORMATION
+ R DS(ON) BOT ? ? 1– OUT ?
R SW = R DS(ON) TOP ?
+ 25m ? ? ? 1–
1.25 ? 1.25 ?
3.3 ? ?
?
= 35m ? ? = 28.79m ?
Although all dissipative elements in the circuit produce
losses, two main sources usually account for most of
the losses: V IN quiescent current and I 2 R losses. The V IN
quiescent current loss dominates the efficiency loss at
very low load currents whereas the I 2 R loss dominates
the efficiency loss at medium to high load currents. In a
typical efficiency plot, the efficiency curve at very low load
currents can be misleading since the actual power lost is
usually of no consequence.
1. The V IN quiescent current is due to two components: the
DC bias current as given in the Electrical Characteristics
and the internal main switch and synchronous switch
gate charge currents. The gate charge current results
from switching the gate capacitance of the internal power
MOSFET switches. Each time the gate is switched from
low to high to low again, a packet of charge dQ moves
from V IN to ground. The resulting dQ/dt is the current
into V IN due to gate charge, and it is typically larger than
the DC bias current. Both the DC bias and gate charge
losses are proportional to V IN ; thus, their effects will
be more pronounced at higher supply voltages.
2. I 2 R losses are calculated from the resistances of the
internal switches, R SW , and external inductor, R L . In
continuous mode the average output current flowing
through inductor L is “chopped” between the main
switch and the synchronous switch. Thus, the series
resistance looking into the SW pin is a function of both
top and bottom MOSFET R DS(ON) and the duty cycle
(DC) as follows:
R SW = (R DS(ON)TOP )(DC) + (R DS(ON)BOT )(1 – DC)
The R DS(ON) for both the top and bottom MOSFETs can
be obtained from the Typical Performance Character -
istics curves. To obtain I 2 R losses, simply add R SW to
R L and multiply the result by the square of the average
output current.
Other losses including C IN and C OUT ESR dissipative
losses and inductor core losses generally account for
less than 2% of the total loss.
Thermal Considerations
In most applications, the LTC3617 does not generate much
heat due to its high efficiency.
However, in high current applications where the LTC3617
is running at high ambient temperature with low supply
voltage and high duty cycles, such as in dropout, the heat
generated may exceed the maximum junction temperature
of the part. If the junction temperature reaches approxi-
mately 160°C, both power switches will be turned off and
the SW node will become high impedance.
To prevent the LTC3617 from exceeding the maximum
junction temperature, some thermal analysis is required.
The temperature rise is given by:
T RISE = (P D ) ? ( θ JA )
where P D is the power dissipated by the regulator and θ JA
is the thermal resistance from the junction of the die to
the ambient temperature. The junction temperature, T J ,
is given by:
T J = T A + T RISE
where T A is the ambient temperature.
As an example, consider the case when the LTC3617 is
used in a DDR application where V IN = 3.3V, I OUT = 6A,
f = 1MHz, V OUT = 1.25V. The equivalent power MOSFET
resistance R SW is:
V OUT ? V ?
V IN ? V IN ?
3.3
The V IN current during 1MHz with no load is about 22mA,
which includes switching and internal biasing current
loss, transition loss, inductor core loss and other losses
in the application. Therefore, the total power dissipated
by the part is:
P D = I OUT 2 ? R SW + V IN ? I VIN (No Load)
= 36A 2 ? 28.79mΩ + 3.3V ? 22mA = 1.11W
The QFN 3mm × 5mm package junction-to-ambient thermal
resistance, θ JA , is around 43°C/W. Therefore, the junction
temperature of the regulator operating in a 25°C ambient
temperature is approximately:
T J = 1.11W ? 43°C/W + 25°C = 73°C
3617fa
15
相关PDF资料 |
PDF描述 |
|---|---|
| HBC35DRES-S93 | CONN EDGECARD 70POS .100 EYELET |
| HMM08DRKF-S13 | CONN EDGECARD 16POS .156 EXTEND |
| HBM36DRKS | CONN EDGECARD 72POS DIP .156 SLD |
| GSC30DRYS-S93 | CONN EDGECARD 60POS DIP .100 SLD |
| GCM40DTBT | CONN EDGECARD 80POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC18LF4620T-I/ML | 功能描述:8位微控制器 -MCU 64KB 3968 RAM 36I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC18LF4620T-I/PT | 功能描述:8位微控制器 -MCU 64KB 3968 RAM 36I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC18LF4680-I/ML | 功能描述:8位微控制器 -MCU 64KB 3328 RAM w/ECAN RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC18LF4680-I/P | 功能描述:8位微控制器 -MCU 64KB 3328 RAM w/ECAN RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC18LF4680-I/P | 制造商:Microchip Technology Inc 功能描述:8-Bit Microcontroller IC |
发布紧急采购，3分钟左右您将得到回复。