- 您现在的位置：买卖IC网 > PDF目录378055 > PM6341-RI (PMC-SIERRA INC) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF资料下载
参数资料
| 型号： | PM6341-RI |
| 厂商： | PMC-SIERRA INC |
| 元件分类： | 数字传输电路 |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | DATACOM, PCM TRANSCEIVER, PQFP80 |
| 封装： | 14 X 14 MM, 2 MM HEIGHT, METRIC, PLASTIC, QFP-80 |
| 文件页数： | 1/2页 |
| 文件大小： | 42K |
| 代理商： | PM6341-RI |
PMC-920109(R6)
E1 TRANSCEIVER
1998 PMC-Sierra, Inc. March, 1998
PM6341
Summary Information
E
1XC
BLOCK DIAGRAM
FEATURES
Monolithic single chip device which
integrates a full-featured E1 framer
with on-chip analog line interface.
Provides frame synchronization and
frame generation for a G.704/G.706
2.048 Mbit/s signal with capability to
support the optional signalling and
CRC multiframes.
Supports HDB3 or AMI line coding
and accepts gapped data streams to
support higher rate demultiplexing.
Supports both 75 Ohm and 120 Ohm
G.703 line interfaces.
Provides Channel Associated
Signalling extraction/insertion,
programmable idle code substitution,
digital milliwatt code substitution,
data inversion and up to 3
multiframes of signalling debounce
on a per channel basis.
Optionally extracts/inserts the
datalink from/to timeslot 16 to
receive/transmit Common Channel
Signalling.
Pin compatible with the PM4341A
T1XC T1 Transceiver.
Software compatible with the
PM6344 EQUAD E1 Framer, and
PM6388 EOCTL E1 Framer.
Provides an 8-bit microprocessor bus
interface for configuration, control
and status monitoring.
Low-power 5V CMOS technology.
Available in a high density 80-pin (14
by 14mm) PQFP or in a 68-pin PLCC
package.
APPLICATIONS
E1 & E3 Multiplexers
Digital Loop Carriers
E1 Frame Relay Interfaces
E1 ATM UNI Interfaces
E1 Channel Service Units (CSUs)
and Data Service Units (DSUs)
Digital Access and Cross-Connect
Systems (DACS) and Electronic
Digital Cross-Connect Systems
(EDSX)
SDH Add/Drop Multiplexers (ADM)
ISDN Primary Rate Interfaces (PRI)
Digital Private Branch Exchanges
(PBX)
E1 & E3 Test Equipment
RECEIVE SECTION
Provides indications of loss of
signal, loss of frame alignment
(OOF), loss of signalling multiframe
alignment and loss of CRC
multiframe alignment.
Declares red and AIS alarms using
Q.516 recommended integration
periods
Supports line and path performance
monitoring according to ITU-T
recommendations. Accumulators
are provided for CRC-4 errors, Far
End Block Errors, Frame sync errors,
and Line Code Violations.
Provides an integral HDLC/LAPD
interface which may be used for
terminating a CCS or National Bits
datalink.
Provides a two frame elastic store for
jitter and wander attenuation.
Provides programmable trunk
conditioning on a per channel basis.
TRANSMIT SECTION
Supports transmission of AIS,
timeslot 16 AIS, remote alarm signal
or remote multiframe alarm signal.
Provides an integral HDLC/LAPD
interface which may be used for
generating a CCS or National Bits
datalink.
Provides an integrated digital phase
locked loop for generation of a low
jitter transmit clock.
Provides a FIFO buffer for jitter
attenuation and rate conversion.
Provides programmable trunk
conditioning which forces trouble
code substitution and signalling
conditioning on a per channel basis.
XCLK/VCLK
BRFPI
BRCLK
BRPCM/BRDP
BRSIG/BRDN
BRFPO
RCLKO
RFP
RDPCM/RPCM
RDLCLK/
RDLEOM
RDLSIG/
RDLINT
RCLKI
RDP/RDD/
SDP
RDN/RLCV/
SDN
RAS
REF
RRC
RFDL
HDLC
RECEIVER
CDRC
CLOCK AND
DATA
RECOVERY
PMON
PERF
MONITOR
COUNTERS
SIGX
SIGNALLING
EXTRACT,
TRUNK
CONDITION
ELST
ELASTIC
STORE
BRIF
BACK-
PLANE
RECEIVE
INTER-
FACE
RSLC
ANALOG
PULSE
SLICER
TDP/TDD
TCLKO
TDN/TFLG
TCLKI
TAN
TAP
BTPCM/BTDP
BTSIG/BTDN
BTCLK
TDLSIG/
TDLINT
TDLCLK/
TDLUDR
INTB
D(7-0)
A(7-0)
RDB
WRB
CSB
ALE
RSTB
BTFP
TC
XFDL
HDLC
TRANS-
MITTER
TRAN
TRANSMITTER:
FRAME GENERATION,
ALARM INSERTION,
TRUNK CONDITIONING
LINE CODING
PCSC
PER-CHAN
CONTR:
SIGNAL,
IDLE CONT
DTIF
DIGITAL
TRANSMIT
INTERFACE
MPIF
MICRO-
PROCESSOR
INTERFACE
INTERNAL
BUS
RECEIVER
TRANSMITTER
XBOC
BIT-
ORIENTED
CODE
TRANS
DRIF
DIGITAL
RECEIVE
INTERFACE
RBOC
BIT
ORIENTED
CODE
DETECTOR
FRMR
FRAMER:
FRAME
ALIGNMENT,
ALARM
DETECTION
BTIF
BACK-
PLANE
TRANS-
MIT
INTER-
FACE
TOPS
TIMING OPTIONS
DJAT
DIGITAL JITTER
ATTENUATOR
XPLS
ANALOG
PULSE
GENERATOR
相关PDF资料 |
PDF描述 |
|---|---|
| PM6344-RI | KPSE SERIES |
| PM6344 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PM6388 | CONNECTOR |
| PM6388-RI | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PM6541 | E1XC EVALUATION DAUGHTERBOARD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PM6344 | 制造商:PMC 制造商全称:PMC 功能描述:Quad E1 Framer |
| PM6344-RI | 制造商:PMC 制造商全称:PMC 功能描述:QUADRUPLE E1 FRAMER |
| PM6388 | 制造商:PMC 制造商全称:PMC 功能描述:OCTAL E1 FRAMER |
发布紧急采购，3分钟左右您将得到回复。