- 您现在的位置：买卖IC网 > PDF目录69322 > RJ80530VY700256 (INTEL CORP) 32-BIT, 700 MHz, MICROPROCESSOR, PBGA479 PDF资料下载
参数资料
| 型号： | RJ80530VY700256 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 700 MHz, MICROPROCESSOR, PBGA479 |
| 封装： | MICRO, FCBGA-479 |
| 文件页数： | 5/101页 |
| 文件大小： | 2159K |
| 代理商： | RJ80530VY700256 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页
Introduction
R
Mobile Intel
Celeron Processor (0.13 ) in
11
Micro-FCBGA and Micro-FCPGA Packages Datasheet
— Cacheable range controlled by processor programmable registers
On-die second level (L2) cache
— 8-way set associative, 32-byte line size, 1 line per sector
— Operates at full core speed
— 256-Kbyte ECC protected cache data array
AGTL system bus interface
— 64-bit data bus, 100-MHz and 133-MHz operation
— Uniprocessor, two loads only (processor and chipset)
— Integrated termination
Processor clock control
— Quick Start for low power, low exit latency clock “throttling”
— Deep Sleep mode for lower power dissipation
Thermal diode for measuring processor temperature
1.2
State of the Data
All information in this document is the best available information at the time of publication. Revisions
of this document will be provided on an as-required basis until the Mobile Intel Celeron Processor is
released for production orders.
1.3
Terminology
Term
Definition
#
A “#” symbol following a signal name indicates that the signal is active low. This means that when the signal
is asserted (based on the name of the signal) it is in an electrical low state. Otherwise, signals are driven in
an electrical high state when they are asserted. In state machine diagrams, a signal name in a condition
indicates the condition of that signal being asserted
!
Indicates the condition of that signal not being asserted. For example, the condition “!STPCLK# and HS” is
equivalent to “the active low signal STPCLK# is unasserted (i.e., it is at 1.5V) and the HS condition is true.”
L
Electrical low signal levels
H
Electrical high signal levels
0
Logical low. For example, BD[3:0] = “1010” = “HLHL” refers to a hexadecimal “A,” and D[3:0]# = “1010” =
“LHLH” also refers to a hexadecimal “A.”
1
Logical high. For example, BD[3:0] = “1010” = “HLHL” refers to a hexadecimal “A,” and D[3:0]# = “1010” =
“LHLH” also refers to a hexadecimal “A.”
TBD
Specifications that are yet to be determined and will be updated in future revisions of the document.
X
Don’t care condition
相关PDF资料 |
PDF描述 |
|---|---|
| RH80530WZ014256 | 32-BIT, 1333 MHz, MICROPROCESSOR, CPGA478 |
| RH80532NC021256 | 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA478 |
| RH80532GC025512 | 32-BIT, 1600 MHz, MICROPROCESSOR, CPGA478 |
| RH80532GC021512 | 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA478 |
| RH80532GC017512 | 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA478 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RJ80530VY800256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530VZ800256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80535GC0171M | 制造商:Rochester Electronics LLC 功能描述:MOBILE PENTIUM M,1.4GHZ,1M,UFCBGA - Bulk 制造商:Intel 功能描述: |
| RJ80535GC0171M S L6F5 | 制造商:Intel 功能描述:MPU Pentium? M Processor RISC 32-Bit 130nm 1.4GHz 479-Pin HPBGA Tray 制造商:Intel 功能描述:PENTIUM M PROCESSOR 1.40 GHZ |
| RJ80535GC0211M | 制造商:Intel 功能描述: |
发布紧急采购，3分钟左右您将得到回复。