16
Datasheet
Intel Pentium III Processor with 512KB L2 Cache at 1.13GHz to 1.40GHz
NOTES:
1. See
Section 7.0 for information on the these signals.
2. The BR0# pin is the only BREQ# signal that is bidirectional. See
Section 7.0 for more information.
3. This signal is 1.25V.
4. These signals are 1.5V.
5. This signal is 1.8V.
6. VCCCORE is the power supply for the processor core and is described in Section 2.6. VTT is used to terminate the system bus and generate VREF on the motherboard.
VSS is system ground.
7. This signal is used to control the value of the processor on-die termination resistance. Refer to the platform
design guide for the recommended pulldown resistor value.
8. These signals are 3.3V.
9. These signals are 2.0V.
10. 1.25V signal for Differential clock application and 2.5V for Single-ended clock application.
2.8.1
Asynchronous vs. Synchronous for System Bus Signals
All AGTL signals are synchronous to BCLK (BCLK/BCLK#). All of the CMOS, Clock, APIC,
and TAP signals can be applied asynchronously to BCLK (BCLK/BCLK#). All APIC signals are
synchronous to PICCLK. All TAP signals are synchronous to TCK.
Table 4.
System Bus Signal Groups 1
Group Name
Signals
AGTL Input
BPRI#, DEFER#, RESET#, RSP#
AGTL Output
PRDY#
AGTL I/O
A[35:3]#, ADS#, AERR#, AP[1:0]#, BERR#, BINIT#, BNR#, BP[3:2]#, BPM[1:0]#,
BR0#2, BR1#, D[63:0]#, DBSY#, DEP[7:0]#, DRDY#, HIT#, HITM#, LOCK#, REQ[4:0]#,
RP#, RS[2:0]#, TRDY#
CMOS Input
(1.25V)3
VTT_PWRGD
CMOS Input
(1.5V)4
A20M#, FLUSH#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PREQ#, SLP#, SMI#,
STPCLK#
CMOS Input
(1.8V)5
PWRGOOD
CMOS Output
(1.5V)4
FERR#, IERR#, THERMTRIP#
CMOS Output8
(3.3V)
VID[3:0,25mV], BSEL[1:0]
System Bus
Clock10
(1.25V/2.5V)
BCLK0, BCLK0#
APIC Clock9
PICCLK
APIC I/O4
PICD[1:0]
TAP Input4
TCK, TDI, TMS, TRST#
TAP Output4
TDO
Power/Other6
CPUPRES#, DYN_OE, NCHTRL, PLL[2:1], SLEWCTRL, RTTCTRL7,THERMDN,
THERMDP, VCCCORE, VREF, VSS, VTT, Reserved,