- 您现在的位置：买卖IC网 > PDF目录98083 > SMJ320C40TABM40/10 (TEXAS INSTRUMENTS INC) 32-BIT, 40 MHz, OTHER DSP, UUC325 PDF资料下载
参数资料
| 型号： | SMJ320C40TABM40/10 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 32-BIT, 40 MHz, OTHER DSP, UUC325 |
| 封装： | TAB-325 |
| 文件页数： | 45/64页 |
| 文件大小： | 1155K |
| 代理商： | SMJ320C40TABM40/10 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
SMJ320C40, TMP320C40
DIGITAL SIGNAL PROCESSORS
SGUS017H OCTOBER 1993 REVISED OCTOBER 2001
5
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
NMI with bus-grant feature (C40 silicon revision
≥ 5.0)
The 320C40 devices have a software-configurable feature that forces the internal-peripheral bus to ready when
the NMI signal is asserted. This feature is not present in C40 silicon revision < 5.0. The NMI bus-grant feature
is enabled when bits 1918 of the status register (ST) are set to 10b. When enabled, a peripheral bus-grant
signal is generated on the falling edge of NMI. When NMI is asserted and this feature is not enabled, the CPU
stalls on access to the peripheral bus if it is not ready. A stall condition occurs when writing to a full FIFO or
reading an empty FIFO. This feature is useful in correcting communication-port errors when used in conjunction
with the communication-port software-reset feature.
IDLE2 clock-stop power-down mode (C40 silicon revision
≥ 5.0)
The 320C40 has a clock-stop mode or power-down mode (IDLE2) to achieve extremely low power
consumption. When an IDLE2 instruction is executed, the clocks are halted with H1 being held high. To exit
IDLE2, assert one of the IIOF3IIOF0 pins configured as an external interrupt instead of a general-purpose I/O.
A macro showing how to generate the IDLE2 opcode is given in Figure 2. During this power-down mode:
D No instructions are executed
D The CPU, peripherals, and internal memory retain their previous state.
D The external-bus outputs are idle. The address lines remain in their previous state, the data lines are in
the high-impedance state, and the output-control signals are inactive.
; --;
; IDLE2: Macro to generate idle2 opcode
;
; -;
IDLE2
.macro
.word
06000001h
.endm
Figure 2. Example of Software Subroutine Using IDLE2
IDLE2 is exited when one of the five external interrupts (NMI and IIOF3IIOF0) is asserted low for at least four
input clocks (two H1 cycles). The clocks then start after a delay of two input clocks (one H1 cycle). The clocks
can start in the opposite phase; that is, H1 can be high when H3 was high before the clocks were stopped.
However, the H1 and H3 clocks remain 180
° out of phase with each other.
During IDLE2 operation, an external interrupt can be recognized and serviced by the CPU if it is enabled before
entering IDLE2 and asserted for at least two H1 cycles. For the processor to recognize only one interrupt, the
interrupt pin must be configured for edge-trigger mode or asserted less than three cycles in level-trigger mode.
Any external interrupt pin can wake up the device from IDLE2, but for the CPU to recognize that interrupt, it must
also be enabled. If an interrupt is recognized and executed by the CPU, the instruction following the IDLE2
instruction is not executed until after execution of a return opcode.
When the device is in emulation mode, the CPU executes an IDLE2 instruction as if it were an IDLE instruction.
The clocks continue to run for correct operation of the emulator.
相关PDF资料 |
PDF描述 |
|---|---|
| SM320C40TABS60/10 | 32-BIT, 60 MHz, OTHER DSP, UUC325 |
| SMJ320C6201BGLPW20 | 32-BIT, 200 MHz, OTHER DSP, CBGA429 |
| SM320C6201BGLPW20 | 32-BIT, 200 MHz, OTHER DSP, CBGA429 |
| SMJ320C6414DGADW60 | 64-BIT, 75 MHz, OTHER DSP, CPGA570 |
| SM320C6414DGADW60 | 64-BIT, 75 MHz, OTHER DSP, CPGA570 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SMJ320C40TABM50 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Digital Signal Processor |
| SMJ320C40TABM50/10 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| SMJ320C40TABS60 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Digital Signal Processor |
| SMJ320C40TABS60/10 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| SMJ320C40TBBM40 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Digital Signal Processor |
发布紧急采购，3分钟左右您将得到回复。