- 您现在的位置：买卖IC网 > PDF目录372305 > ST6265C 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. SAFE RESET. AUTO-RELOAD TIMER. EEPROM AND SPI PDF资料下载
参数资料
| 型号： | ST6265C |
| 英文描述： | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. SAFE RESET. AUTO-RELOAD TIMER. EEPROM AND SPI |
| 中文描述： | 8位微控制器（MCU）的与检察官办公室。光盘。 FASTROM。存储器。的A / D转换器。安全复位。自动重加载定时器。的EEPROM和SPI |
| 文件页数： | 56/84页 |
| 文件大小： | 918K |
| 代理商： | ST6265C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页当前第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
56/84
ST62T53C/T60C/T63C ST62E60C
SERIAL PERIPHERAL INTERFACE SPI
(Cont’d)
SPI DIV Register (DIV)
Address: E1h
—
Read/Write
Reset status: 00h
The SPIDIV register defines the transmission rate
and frame format and contains the interrupt flag.
Bits CD0-CD2, DIV3-DIV6 are read/write while
SPINT can be read and cleared only. Write access
is not allowed if SPRUN in the MOD register is set.
Bit 7 =
SPINT
:
Interrupt Flag.
If SPIE bit=1, SPINT
is automatically set to one by the SPI at the end of
a transmission or reception and an interrupt re-
quest can be generated depending on the state of
the interrupt mask bit in the MOD control register.
This bit is write and read and must be cleared by
user software at the end of the interrupt service
routine.
Bit 6-3 =
DIV6-DIV3
:
Burst Mode Bit Clock Period
Selection.
Define the number of shift register bits
that are transmitted or received in a frame. The
available selections are listed in
Table 16
. The
normal maximum setting is 8 bits, since the shift
register is 8 bits wide. Note that by setting a great-
er number of bits, in conjunction with the SPIN bit
in the MOD register, unwanted data bits may be fil-
tered from the data stream.
Bit 2-0 =
CD2-CD0
:
Base/Bit Clock Rate Selec-
tion
. Define the division ratio between the core
clock (f
INT
divided by 13) and the clock supplied to
the Shift Register in Master mode.
Table 15. Base/Bit Clock Ratio Selection
Note
: For example, when an 8MHz CPU clock is
used, asynchronous operation at 9600 Baud is
possible (8MHz/13/64). Other Baud rates are
available by proportionally selecting division fac-
tors depending on CPU clock frequency.
Data setup time on Sin is typically 250ns min, while
data hold time is typically 50ns min.
SPI Data/Shift Register (SPIDSR)
Address: E0h
—
Reset status: XXh
Read/Write
SPIDSR is read/write, however write access is not
allowed if the SPRUN bit of Mode Control register
is set to one.
Data is sampled into SPDSR on the SCK edge de-
termined by the CPOL and CPHA bits. The affect
of these setting is shown in the following diagrams.
The Shift Register transmits and receives the Most
Significant Bit first.
Bit 7-0 =
DSR7-DSR0
:
Data Bits.
These are the
SPI shift register data bits.
Miscellaneous Register (MISCR)
Address: DDh
—
Write only
Reset status: xxxxxxxb
Bit 7-1 =
D7-D1
:
Reserved.
Bit 0 =
D0
:
Bit 0.
This bit, when set, selects the
Sout pin as the SPI output line. When this bit is
cleared, Sout acts as a standard I/O line.
7
0
SPINT
DOV6
DIV5
DIV4
DIV3
CD2
CD1
CD0
CD2-CD0
0
0
1
1
0
0
1
1
Divide Ratio (decimal)
Divide by 1
Divide by 2
Divide by 4
Divide by 8
Divide by 16
Divide by 32
Divide by 64
Divide by 256
0
0
0
0
1
1
1
1
0
1
0
1
0
1
0
1
DIV6-DIV3
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Number of bits sent
Reserved (not to be used)
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Refer to the
description of the
DIV6-DIV3 bits in
the DIV Register
7
0
D7
D6
D5
D4
D3
D2
D1
D0
7
0
-
-
-
-
-
-
-
D0
相关PDF资料 |
PDF描述 |
|---|---|
| ST62E35BG1 | 8-BIT MICROCONTROLLER |
| ST62P08CM3 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS |
| ST62P08CM6 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS |
| ST62P09CM1 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS |
| ST62P09CM3 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST626X | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8/16-Bit Micros |
| ST626XC-KIT | 制造商:STMicroelectronics 功能描述:ST625X, 6X KIT - Bulk |
| ST626XC-KIT/EU | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:DEVELOPMENT KIT ST626 EURO |
| ST626XC-KIT/UK | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ST62 KIT |
| ST626XC-KIT/US | 功能描述:开发板和工具包 - 其他处理器 ST626X Starter Kit RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。