参数资料
型号: ST7PL35F2UA/XXXE
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 8 MHz, MICROCONTROLLER, QCC20
封装: 5 X 6 MM, ROHS COMPLIANT, QFN-20
文件页数: 72/168页
文件大小: 2955K
代理商: ST7PL35F2UA/XXXE
Obsolete
Product(s)
- Obsolete
Product(s)
ST7L34, ST7L35, ST7L38, ST7L39
163/168
16 IMPORTANT NOTES
16.1
CLEARING
ACTIVE
INTERRUPTS
OUTSIDE INTERRUPT ROUTINE
When an active interrupt request occurs at the
same time as the related flag or interrupt mask is
being cleared, the CC register may be corrupted.
Concurrent interrupt context
The symptom does not occur when the interrupts
are handled normally, that is, when:
– The interrupt request is cleared (flag reset or in-
terrupt mask) within its own interrupt routine
– The interrupt request is cleared (flag reset or in-
terrupt mask) within any interrupt routine
– The interrupt request is cleared (flag reset or in-
terrupt mask) in any part of the code while this in-
terrupt is disabled
If these conditions are not met, the symptom is
avoided by implementing the following sequence:
Perform SIM and RIM operation before and after
resetting an active interrupt request.
Example:
SIM
reset flag or interrupt mask
RIM
16.2 LINSCI LIMITATIONS
16.2.1 Header Time-out Does Not Prevent
Wake-up from Mute Mode
Normally, when LINSCI is configured in LIN slave
mode, if a header time-out occurs during a LIN
header reception (that is, header length > 57 bits),
the LIN Header Error bit (LHE) is set, an interrupt
occurs to inform the application but the LINSCI
should stay in mute mode, waiting for the next
header reception.
Problem Description
The LINSCI sampling period is Tbit / 16. If a LIN
Header time-out occurs between the 9th and the
15th sample of the Identifier Field Stop Bit (refer to
Figure 107), the LINSCI wakes up from mute
mode. Nevertheless, LHE is set and LIN Header
Detection Flag (LHDF) is kept cleared.
In addition, if LHE is reset by software before this
15th sample (by accessing the SCISR register and
reading the SCIDR register in the LINSCI interrupt
routine), the LINSCI will generate another LINSCI
interrupt (due to the RDRF flag setting).
Figure 107. Header Reception Event Sequence
LIN Synch
Identifier
Field
Break
THEADER
Active mode is set
RDRF flag is set
Critical
Window
ID field STOP bit
(RWU is cleared)
相关PDF资料
PDF描述
ST7L35F2UA/XXXRE 8-BIT, MROM, 8 MHz, MICROCONTROLLER, QCC20
ST7L35F2UC/XXXRE 8-BIT, MROM, 8 MHz, MICROCONTROLLER, QCC20
ST7L39F2MC/XXXE 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20
ST7L39F2UC/XXXRE 8-BIT, MROM, 8 MHz, MICROCONTROLLER, QCC20
ST7PL34F2MC/XXXE 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20
相关代理商/技术参数
参数描述
ST7PLITE02F0U6TR 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
ST7PLITE02Y0B6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
ST7PLITE02Y0B6TR 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, timers, SPI
ST7PLITE02Y0M6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, timers, SPI
ST7PLITE02Y0M6TR 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, timers, SPI