以下是,集成电路CY7C401-15DMB,型号:CY7C401-15DMB 厂家:CYPRESS 批号:10+ 封装:CDIP16 ,请点击“询价”
-集成电路CY7C401-15DMB 型号:CY7C401-15DMB 厂家:CYPRESS 批号:10+ 封装:CDIP16-买卖IC网
集成电路CY7C401-15DMB
查看大图

,集成电路CY7C401-15DMB

  • 当 前 价: -
  • 最小起订: -pcs
  • 供货总量: -pcs
  • 点此询价
  • 发 货 期: 7 天内发货
  • 所 在 地: 广东 深圳市 福田区
  • 发布日期: 2014年07月21日
深圳斯普仑科技有限公司进入企业网站查看联系方式
  • 联系人:成先生 (先生) QQ 2853736351MSN:szspl@msn.cn
  • 电话:0755-83521389/13306526089
  • 传真:0755-83502530
  • 邮件:2433941092@qq.com
  • 地址:深圳市福田区振华路122号海外装饰大厦A座211室
型号CY7C401-15DMB厂家CYPRESS
批号10+封装CDIP16

Features ? 64 x 4 (CY7C401 and CY7C403) 64 x 5 (CY7C402 and CY7C404) High-speed first-in first-out memory (FIFO) ? Processed with high-speed CMOS for optimum speed/power ? 25-MHz data rates ? 50-ns bubble-through time—25 MHz ? Expandable in word width and/or length ? 5-volt power supply ± 10% tolerance, both commercial and military ? Independent asynchronous inputs and outputs ? TTL-compatible interface ? Output enable function available on CY7C403 and CY7C404 ? Capable of withstanding greater than 2001V electrostatic discharge ? Pin compatible with MMI 67401A/67402A Functional Description The CY7C401 and CY7C403 are asynchronous first-in first-out (FIFOs) organized as 64 four-bit words. The CY7C402 and CY7C404 are similar FIFOs organized as 64 five-bit words. Both the CY7C403 and CY7C404 have an output enable (OE) function. The devices accept 4- or 5-bit words at the data input (DI0 – DIn ) under the control of the shift in (SI) input. The stored words stack up at the output (DO0 – DOn ) in the order they were entered. A read command on the shift out (SO) input causes the next to last word to move to the output and all data shifts down once in the stack. The input ready (IR) signal acts as a flag to indicate when the input is ready to accept new data (HIGH), to indicate when the FIFO is full (LOW), and to provide a signal for a cascading. The output ready (OR) signal is a flag to indicate the output contains valid data (HIGH), to indicate the FIFO is empty (LOW), and to provide a signal for cascading. Parallel expansion for wider words is accomplished by logically ANDing the IR and OR signals to form composite signals. Serial expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The IR pin of the receiving device is connected to the SO pin of the sending device, and the OR pin of the sending device is connected to the SI pin of the receiving device. Reading and writing operations are completely asynchronous, allowing the FIFO to be used as a buffer between two digital machines of widely differing operating frequencies. The 25-MHz operation makes these FIFOs ideal for high-speed communication and controller applications.

专业代理,全新到货,大量现货欢迎询问!!! 质优价廉,品质保证! 批号:13+14+ 专业代理全线产品,优势的进货渠道,专业的销售团队,一手货源,全国最低价供应! 为您提供专业、快捷、可靠的产品 深圳斯普仑科技有限公司 Shenzhen Spring Technology Co.,Ltd 地址:深圳市福田区振华路122号海外装饰大厦A座211室 Shenzhen futian district zhenhua road 122 overseas decoration building, room 211, BLOCK A, 518031 成先生 电话(Tel):(+86-755) 8352 1389/ 8350 5153 传真(Fax):(+86-755) 8350 2530 邮箱: szspl5@szspl-ic.com 网址:www.szspl-ic.com/ www.splkj.com/
图文
图文
图文
图文
图文
图文
图文
图文
图文
图文
图文
图文
图文
图文
图文
免责声明: 以上所展示的信息由企业自行提供,内容的真实性、准确性和合法性由发布企业负责。买卖IC网对此不承担任何保证责任。
以上是,集成电路CY7C401-15DMB,型号:CY7C401-15DMB 厂家:CYPRESS 批号:10+ 封装:CDIP16的信息
由北京辉创互动信息技术有限公司独家运营
粤ICP备14064281号 客服群:4031849 交流群:4031839 商务合作:QQ 775851086