- 您现在的位置：买卖IC网 > PDF目录376449 > X98021L128-3.3-Z (INTERSIL CORP) 210MHz Triple Video Digitizer with Digital PLL PDF资料下载
参数资料
| 型号： | X98021L128-3.3-Z |
| 厂商： | INTERSIL CORP |
| 元件分类： | 消费家电 |
| 英文描述： | 210MHz Triple Video Digitizer with Digital PLL |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| 封装： | 14 X 20 MM, ROHS COMPLIANT, MS-022, MQFP-128 |
| 文件页数： | 15/29页 |
| 文件大小： | 294K |
| 代理商： | X98021L128-3.3-Z |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
15
FN8219.0
June 2, 2005
Technical Highlights
The X98021 provides all the features of traditional triple
channel video AFEs, but adds several next-generation
enhancements, bringing performance and ease of use to
new levels.
DPLL
All video AFEs must phase lock to an HSYNC signal,
supplied either directly or embedded in the video stream
(Sync On Green). Historically this function has been
implemented as a traditional analog PLL. At SXGA and
lower resolutions, an analog PLL solution has proven
adequate, if somewhat troublesome (due to the need to
adjust charge pump currents, VCO ranges and other
parameters to find the optimum trade-off for a wide range of
pixel rates).
As display resolutions and refresh rates have increased,
however, the pixel period has decreased. An XGA pixel at a
60Hz refresh rate has 15.4ns to change and settle to its new
value. But at UXGA 75Hz, the pixel period is 4.9ns. Most
consumer graphics cards spend most of that time slewing to
the new pixel value. The pixel may settle to its final value
with 1ns or less before it begins slewing to the next pixel. In
many cases it never settles at all. So precision, low-jitter
sampling is a fundamental requirement at these speeds, and
a difficult one for an analog PLL to meet.
The X98021's DPLL has less than 250ps of jitter, peak to
peak, and independent of the pixel rate. The DPLL
generates 64 phase steps per pixel (vs. the industry
standard 32), for fine, accurate positioning of the sampling
point. The crystal-locked NCO inside the DPLL completely
eliminates drift due to charge pump leakage, so there is
inherently no frequency or phase change across a line. An
intelligent all-digital loop filter/controller eliminates the need
for the user to have to program or change anything (except
for the number of pixels) to lock over a range from interlaced
video (10MHz or higher) to UXGA 75Hz (210MHz).
The DPLL eliminates much of the performance limitations
and complexity associated with noise-free digitization of high
speed signals.
Automatic Black Level Compensation (ABLC)
and Gain Control
Traditional video AFEs have an offset DAC prior to the ADC,
to both correct for offsets on the incoming video signals and
add/subtract an offset for user “brightness control”. This
solution is adequate, but it places significant requirements
on the system's firmware, which must execute a loop that
detects the black portion of the signal and then servos the
offset DACs until that offset is nulled (or produces the
desired ADC output code). Once this has been
accomplished, the offset (both the offset in the AFE and the
offset of the video card generating the signal) is subject to
drift - the temperature inside a monitor or projector can
easily change 50°C between power-on/offset calibration on a
cold morning and the temperature reached once the monitor
and the monitor's environment have reached steady state.
0x1B
Power Control (0x00)
0
Red
Power-down
0 = Red ADC operational (default)
1 = Red ADC powered down
1
Green
Power-down
0 = Green ADC operational (default)
1 = Green ADC powered down
2
Blue
Power-down
0 = Blue ADC operational (default)
1 = Blue ADC powered down
3
PLL
Power-down
0 = PLL operational (default)
1 = PLL powered down
7:4
Reserved
Set to 0
0x1C
Reserved (0x47)
7:0
Reserved
Set to 0x49 for best performance with NTSC and PAL video
0x23
DC Restore Clamp (0x08)
3:0
Reserved
Set to 1000
6:4
DC Restore Clamp
Impedance
DC Restore clamp's ON resistance.
Shared for all three channels
0: Infinite (clamp disconnected) (default)
1: 1600
Ω
2: 800
Ω
3: 533
Ω
4: 400
Ω
5: 320
Ω
6: 267
Ω
7: 228
Ω
7
Reserved
Set to 0
Register Listing
(Continued)
ADDRESS
REGISTER (DEFAULT VALUE)
BIT(s)
FUNCTION NAME
DESCRIPTION
X98021
相关PDF资料 |
PDF描述 |
|---|---|
| X98024 | 240MHz Triple Video Digitizer with Digital PLL |
| X98024L128-3.3 | 240MHz Triple Video Digitizer with Digital PLL |
| X98024L128-3.3-Z | 240MHz Triple Video Digitizer with Digital PLL |
| XC145481 | 3 V PCM Codec-Filter |
| XC145481DW | 3 V PCM Codec-Filter |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X98024 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:240MHz Triple Video Digitizer with Digital PLL |
| X98024_06 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:240MHz Triple Video Digitizer with Digital PLL |
| X98024L128-3.3 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:240MHz Triple Video Digitizer with Digital PLL |
| X98024L128-3.3-Z | 功能描述:IC TRPL VID DIGITIZER 128MQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 标准包装:250 系列:- 类型:电平移位器 应用:LCD 电视机/监控器 安装类型:表面贴装 封装/外壳:28-WFQFN 裸露焊盘 供应商设备封装:28-WQFN（4x4）裸露焊盘 包装:带卷 (TR) 其它名称:296-32523-2TPS65198RUYT-ND |
| X98027 | 制造商:XICOR 制造商全称:Xicor Inc. 功能描述:PRELIMINARY INFORMATION |
发布紧急采购，3分钟左右您将得到回复。