参数资料
型号: ZL50418GKG2
厂商: ZARLINK SEMICONDUCTOR INC
元件分类: 网络接口
英文描述: DATACOM, LAN SWITCHING CIRCUIT, PBGA553
封装: 37.50 X 37.50 MM, 2.33 MM HEIGHT, LEAD FREE, MS-034, HSBGA-553
文件页数: 108/155页
文件大小: 1928K
代理商: ZL50418GKG2
ZL50418
Data Sheet
56
Zarlink Semiconductor Inc.
6.6.1
Priority Classification Rule
Figure 13 shows the ZL50418 priority classification rule.
Figure 13 - Priority Classification Rule
7.0
Frame Engine
7.1
Data Forwarding Summary
When a frame enters the device at the RxMAC, the RxDMA will move the data from the MAC RxFIFO to the FDB.
Data is moved in 8-byte granules in conjunction with the scheme for the SRAM interface.
A switch request is sent to the Search Engine. The Search Engine processes the switch request and a switch
response is sent back to the Frame Engine. This response indicates whether the frame is unicast or multicast and
its destination port or ports. A VLAN table lookup is performed as well.
A Transmission Scheduling Request is sent in the form of a signal notifying the TxQ manager. Upon receiving a
Transmission Scheduling Request, the device will format an entry in the appropriate Transmission Scheduling
Queue (TxSch Q) or Queues. There are 4 TxSch Q for each 10/100 M port (and 8 per Gigabit port), one for each
priority. Creation of a queue entry either involves linking a new job to the appropriate linked list if unicast or adding
an entry to a physical queue if multicast.
When the port is ready to accept the next frame, the TxQ manager will get the head-of-line (HOL) entry of one of
the TxSch Qs, according to the transmission scheduling algorithm (to ensure per-class quality of service). The
unicast linked list and the multicast queue for the same port-class pair are treated as one logical queue. The older
HOL between the two queues goes first. For 10/100 M ports multicast queue 0 is associated with unicast queue 0
and multicast queue 1 is associated with unicast queue 2. For Gigabit ports multicast queue 0 is associated with
unicast queue 0, multicast queue 1 with unicast queue 2, multicast queue 2 with unicast queue 4 and multicast
queue 3 with unicast queue 6.
The TxDMA will pull frame data from the memory and forward it granule-by-granule to the MAC TxFIFO of the
destination port.
Fix Port Priority?
Yes
No
Use TOS
Use Logical Port
Use Default Port Settings
Use VLAN Priority
Use Default Port Settings
TOS Precedence over VLAN?
VLAN Tag?
IP Frame?
IP
(FCR Register, Bit 7)
No
Use Logical Port
相关PDF资料
PDF描述
ZLW-2-B 1 MHz - 1000 MHz RF/MICROWAVE DOUBLE BALANCED MIXER, 9.5 dB CONVERSION LOSS-MAX
ZMG71W SINGLE COLOR LED, GREEN
ZMM5228/D1 3.9 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE
ZMM5242/D1 12 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE
ZMV934ATC VHF BAND, 12 V, SILICON, HYPERABRUPT VARIABLE CAPACITANCE DIODE
相关代理商/技术参数
参数描述
ZL51B 制造商:YEASHIN 制造商全称:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators
ZL56B 制造商:YEASHIN 制造商全称:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators
ZL5V1B 制造商:YEASHIN 制造商全称:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators
ZL5V6B 制造商:YEASHIN 制造商全称:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators
ZL60001 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:High speed 2.5 Gbps 850 nm VCSEL