- 您现在的位置：买卖IC网 > PDF目录4346 > 24AA00T-I/ST (Microchip Technology)IC EEPROM 128BIT 400KHZ 8TSSOP PDF资料下载
参数资料
| 型号： | 24AA00T-I/ST |
| 厂商： | Microchip Technology |
| 文件页数： | 6/24页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 128BIT 400KHZ 8TSSOP |
| 产品培训模块： | I2C Serial EEPROM |
| 标准包装： | 2,500 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 128（16 x 8） |
| 速度： | 100kHz，400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 1.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 带卷 (TR) |
24AA00/24LC00/24C00
5.0
DEVICE ADDRESSING
6.0
WRITE OPERATIONS
After generating a Start condition, the bus master
transmits a control byte consisting of a slave address
6.1
Byte Write
and a Read/Write bit that indicates what type of
operation is to be performed. The slave address for the
24XX00 consists of a 4-bit device code ‘ 1010 ’ followed
by three “don’t care” bits.
The last bit of the control byte determines the operation
to be performed. When set to a one a read operation is
selected, and when set to a zero a write operation is
selected (Figure 5-1). The 24XX00 monitors the bus for
its corresponding slave address all the time. It
generates an Acknowledge bit if the slave address was
true and it is not in a programming mode.
Following the Start signal from the master, the device
code (4 bits), the “don’t care” bits (3 bits), and the R/W
bit (which is a logic low) are placed onto the bus by the
master transmitter. This indicates to the addressed
slave receiver that a byte with a word address will
follow after it has generated an Acknowledge bit during
the ninth clock cycle. Therefore, the next byte transmit-
ted by the master is the word address and will be
written into the Address Pointer of the 24XX00. Only
the lower four address bits are used by the device, and
the upper four bits are “don’t cares.” The 24XX00 will
acknowledge the address byte and the master device
FIGURE 5-1:
CONTROL BYTE FORMAT
Read/Write Bit
will then transmit the data word to be written into the
addressed memory location. The 24XX00 acknowl-
edges again and the master generates a Stop
condition. This initiates the internal write cycle, and
Device Select
Bits
Don’t Care
Bits
during this time the 24XX00 will not generate Acknowl-
edge signals (Figure 7-2). After a byte Write command,
the internal address counter will not be incremented
S
1
0
1
0
x
x
x R/W ACK
and will point to the same address location that was just
written. If a Stop bit is transmitted to the device at any
Slave Address
point in the Write command sequence before the entire
sequence is complete, then the command will abort
Start Bit
DS21178G-page 6
Acknowledge Bit
and no data will be written. If more than 8 data bits are
transmitted before the Stop bit is sent, then the device
will clear the previously loaded byte and begin loading
the data buffer again. If more than one data byte is
transmitted to the device and a Stop bit is sent before a
full eight data bits have been transmitted, then the
Write command will abort and no data will be written.
The 24XX00 employs a V CC threshold detector circuit
which disables the internal erase/write logic if the V CC
is below 1.5V (24AA00 and 24LC00) or 3.8V (24C00)
at nominal conditions.
? 2007 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| EP2AGX125DF25I5N | IC ARRIA II GX FPGA 125K 572FBGA |
| EP1SGX25FF1020C6N | IC STRATIX GX FPGA 25K 1020-FBGA |
| ASM40DRMH | CONN EDGECARD 80POS .156 WW |
| EP2AGX125EF29C5 | IC ARRIA II GX FPGA 125K 780FBGA |
| 11LC010T-E/TT | IC EEPROM 1K FLASH SOT-23-3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24AA00T-OT | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128 Bit I 2 C? Bus Serial EEPROM |
| 24AA00T-P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128 Bit I 2 C? Bus Serial EEPROM |
| 24AA00T-SN | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128 Bit I 2 C? Bus Serial EEPROM |
| 24AA00T-ST | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128 Bit I 2 C? Bus Serial EEPROM |
| 24AA01 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K I2C Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。