参数资料
型号: 24AA256T-I/SN
厂商: Microchip Technology
文件页数: 6/38页
文件大小: 0K
描述: IC EEPROM 256KBIT 400KHZ 8SOIC
产品培训模块: I2C Serial EEPROM
标准包装: 3,300
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 256K (32K x 8)
速度: 100kHz,400kHz
接口: I²C,2 线串口
电源电压: 1.7 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
供应商设备封装: 8-SOICN
包装: 带卷 (TR)
其它名称: 24AA256TI/SN
24AA256/24LC256/24FC256
4.0
BUS CHARACTERISTICS
4.4
Data Valid (D)
The following bus protocol has been defined:
? Data transfer may be initiated only when the bus
is not busy.
? During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line, while the clock line is high, will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 4-1).
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device.
4.1
Bus Not Busy (A)
4.5
Acknowledge
Both data and clock lines remain high.
Each receiving device, when addressed, is obliged to
4.2
Start Data Transfer (B)
generate an Acknowledge signal after the reception of
each byte. The master device must generate an extra
A high-to-low transition of the SDA line while the clock
(SCL) is high, determines a Start condition. All
clock pulse which is associated with this Acknowledge
bit.
commands must be preceded by a Start condition.
Note:
The 24XX256 does not generate any
4.3
Stop Data Transfer (C)
Acknowledge bits if an internal
programming cycle is in progress.
A low-to-high transition of the SDA line, while the clock
(SCL) is high, determines a Stop condition. All
operations must end with a Stop condition.
DS21203R-page 6
A device that acknowledges must pull down the SDA
line during the acknowledge clock pulse in such a way
that the SDA line is stable low during the high period of
the acknowledge related clock pulse. Of course, setup
and hold times must be taken into account. During
reads, a master must signal an end of data to the slave
by NOT generating an Acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the
slave (24XX256) will leave the data line high to enable
the master to generate the Stop condition.
? 1998-2011 Microchip Technology Inc.
相关PDF资料
PDF描述
25C080T-E/SN IC EEPROM 8KBIT 3MHZ 8SOIC
XC4VLX15-10SFG363I IC FPGA VIRTEX-4 LX 15K 363FCBGA
25C080-E/SN IC EEPROM 8KBIT 3MHZ 8SOIC
25LC080B-I/MS IC EEPROM 8KBIT 10MHZ 8MSOP
XCV200E-6FG456C IC FPGA 1.8V C-TEMP 456-FBGA
相关代理商/技术参数
参数描述
24AA256UID-I/P 功能描述:电可擦除可编程只读存储器 256K I2C EE EUI-48 EUI-64 Unique ID RoHS:否 制造商:Intersil 存储容量: 组织: 数据保留: 最大时钟频率: 最大工作电流: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
24AA256UID-I/SN 功能描述:IC EEPROM 256KBIT 400KHZ 8SOIC 制造商:microchip technology 系列:- 包装:管件 零件状态:有效 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:256K(32K x 8) 速度:100kHz,400kHz 接口:I2C,2 线串口 电压 - 电源:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C(TA) 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商器件封装:8-SOIC 标准包装:100
24AA256UID-I/ST 功能描述:电可擦除可编程只读存储器 256K I2C EE EUI-48 EUI-64 Unique ID RoHS:否 制造商:Intersil 存储容量: 组织: 数据保留: 最大时钟频率: 最大工作电流: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
24AA256UIDT-I/SN 功能描述:电可擦除可编程只读存储器 256K I2C EE EUI-48 EUI-64 Unique ID RoHS:否 制造商:Intersil 存储容量: 组织: 数据保留: 最大时钟频率: 最大工作电流: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
24AA256UIDT-I/ST 功能描述:电可擦除可编程只读存储器 256K I2C EE EUI-48 EUI-64 Unique ID RoHS:否 制造商:Intersil 存储容量: 组织: 数据保留: 最大时钟频率: 最大工作电流: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体: