参数资料
型号: 24C02C/SN
厂商: Microchip Technology
文件页数: 6/30页
文件大小: 0K
描述: IC EEPROM 2KBIT 400KHZ 8SOIC
产品培训模块: I2C Serial EEPROM
标准包装: 100
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 2K (256 x 8)
速度: 400kHz
接口: I²C,2 线串口
电源电压: 4.5 V ~ 5.5 V
工作温度: 0°C ~ 70°C
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
供应商设备封装: 8-SOICN
包装: 管件
产品目录页面: 1445 (CN2011-ZH PDF)
24C02C
3.0
FUNCTIONAL DESCRIPTIONS
4.4
Data Valid (D)
The 24C02C supports a bidirectional 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as transmitter, and a device
receiving data as receiver. The bus has to be controlled
by a master device that generates the Serial Clock
(SCL), controls the bus access, and generates the Start
and Stop conditions, while the 24C02C works as slave.
Both master and slave can operate as transmitter or
receiver but the master device determines which mode
is activated.
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device and is
4.0
BUS CHARACTERISTICS
theoretically unlimited, although only the last sixteen
will be stored when doing a write operation. When an
The following bus protocol has been defined:
? Data transfer may be initiated only when the bus
overwrite does occur it will replace data in a first-in first-
out fashion.
is not busy.
? During data transfer, the data line must remain
4.5
Acknowledge
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
Each receiving device, when addressed, is required to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse, which is associated with this Acknowledge bit.
defined (Figure 4-1).
Note:
The 24C02C does not generate any
Acknowledge bits if an internal
4.1
Bus Not Busy (A)
programming cycle is in progress.
Both data and clock lines remain high.
The device that acknowledges has to pull down the
SDA line during the Acknowledge clock pulse in such a
4.2
Start Data Transfer (B)
way that the SDA line is stable low during the high
period of the acknowledge related clock pulse. Of
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
course, setup and hold times must be taken into
account. A master must signal an end of data to the
slave by not generating an Acknowledge bit on the last
byte that has been clocked out of the slave. In this
4.3
Stop Data Transfer (C)
case, the slave must leave the data line high to enable
the master to generate the Stop condition (Figure 4-2).
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All opera-
tions must be ended with a Stop condition.
DS21202J-page 6
? 2008 Microchip Technology Inc.
相关PDF资料
PDF描述
RMM36DTBD-S273 CONN EDGECARD 72POS R/A .156 SLD
93LC66B-I/SN IC EEPROM 4KBIT 2MHZ 8SOIC
93LC66A-I/SN IC EEPROM 4KBIT 2MHZ 8SOIC
24C01C-I/SN IC EEPROM 1KBIT 400KHZ 8SOIC
RGM36DTBD-S273 CONN EDGECARD 72POS R/A .156 SLD
相关代理商/技术参数
参数描述
24C02CST 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM
24C02C-ST 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K 5.0V I 2 C ⑩ Serial EEPROM
24C02CT 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K 5.0V I2C Serial EEPROM
24C02CT/SN 功能描述:电可擦除可编程只读存储器 256x8 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8
24C02CT/SN-CUT TAPE 制造商:Microchip 功能描述:24C02 Series 2 Kbit (256 x 8) 5.5 V Surface Mount I2C Serial EEPROM - SOIC-8