参数资料
| 型号： | 24C02CT-E/MS |
| 厂商： | Microchip Technology |
| 文件页数： | 9/30页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 2KBIT 400KHZ 8MSOP |
| 产品培训模块： | I2C Serial EEPROM |
| 标准包装： | 2,500 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 2K (256 x 8) |
| 速度： | 100kHz，400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 8-MSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
24C02C
6.0
6.1
WRITE OPERATIONS
Byte Write
As with the byte write operation, once the Stop
condition is received an internal write cycle will begin
(Figure 6-2). If an attempt is made to write to the
protected portion of the array when the hardware write
Following the Start signal from the master, the device
code (4 bits), the Chip Select bits (3 bits) and the R/W
bit, which is a logic low, is placed onto the bus by the
master transmitter. The device will acknowledge this
control byte during the ninth clock pulse. The next byte
protection has been enabled, the device will acknowl-
edge the command, but no data will be written. The
write cycle time must be observed even if the write
protection is enabled.
transmitted by the master is the word address and will
be written into the Address Pointer of the 24C02C.
After receiving another Acknowledge signal from the
24C02C the master device will transmit the data word
to be written into the addressed memory location. The
24C02C acknowledges again and the master gener-
ates a Stop condition. This initiates the internal write
cycle, and during this time the 24C02C will not gener-
ate Acknowledge signals (Figure 6-1). If an attempt is
made to write to the protected portion of the array when
the hardware write protection has been enabled, the
device will acknowledge the command but no data will
be written. The write cycle time must be observed even
if the write protection is enabled.
Note:
Page write operations are limited to writing
bytes within a single physical page,
regardless of the number of bytes
actually being written. Physical page
boundaries start at addresses that are
integer multiples of the page buffer size (or
‘page size’) and end at addresses that are
integer multiples of [page size – 1]. If a
Page Write command attempts to write
across a physical page boundary, the
result is that the data wraps around to the
beginning of the current page (overwriting
data previously stored there), instead of
being written to the next page as might be
expected. It is therefore necessary for the
6.2
Page Write
application software to prevent page write
The write control byte, word address and the first data
byte are transmitted to the 24C02C in the same way as
operations that would attempt to cross a
page boundary.
in a byte write. But instead of generating a Stop
condition, the master transmits up to 15 additional data
6.3
Write Protection
bytes to the 24C02C which are temporarily stored in
the on-chip page buffer and will be written into the
memory after the master has transmitted a Stop
condition. After the receipt of each word, the four lower
order Address Pointer bits are internally incremented
by one. The higher order four bits of the word address
remains constant. If the master should transmit more
than 16 bytes prior to generating the Stop condition, the
address counter will roll over and the previously
received data will be overwritten.
The WP pin must be tied to V CC or V SS . If tied to V CC ,
the upper half of the array (080-0FF) will be write-
protected. If the WP pin is tied to V SS , then write
operations to all address locations are allowed.
FIGURE 6-1:
BYTE WRITE
Bus Activity
Master
S
T
A
R
T
Control
Byte
Word
Address
Data
S
T
O
P
SDA Line
S
P
A
A
A
Bus Activity
FIGURE 6-2:
PAGE WRITE
C
K
C
K
C
K
S
Bus Activity
Master
T
A
R
T
Control
Byte
Word
Address (n)
Data n
Data n +1
Data n + 15
S
T
O
P
SDA Line
S
P
A
A
A
A
A
Bus Activity
C
K
C
K
C
K
C
K
C
K
? 2008 Microchip Technology Inc.
DS21202J-page 9
相关PDF资料 |
PDF描述 |
|---|---|
| EP4S100G3F45I1N | IC STRATIX IV FPGA 290K 1932FBGA |
| EP4S40G5H40I2N | IC STRATIX IV FPGA 530K 1517HBGA |
| 24C02C-E/MS | IC EEPROM 2KBIT 400KHZ 8MSOP |
| 24C01CT-E/MS | IC EEPROM 1KBIT 400KHZ 8MSOP |
| 24C01C-E/MS | IC EEPROM 1KBIT 400KHZ 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24C02CTESN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| 24C02CTEST | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| 24C02CTI/MC | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K 5.0V I2C⑩ Serial EEPROM |
| 24C02CT-I/MC | 功能描述:电可擦除可编程只读存储器 2K 256X8 SER EE IND RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24C02CT-I/MNY | 功能描述:电可擦除可编程只读存储器 2K 256X8 SERIAL EE IND RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。