- 您现在的位置：买卖IC网 > PDF目录4341 > 24LC00T-I/MNY (Microchip Technology)IC EEPROM SER 128BIT 2.5V 8TDFN PDF资料下载
参数资料
| 型号： | 24LC00T-I/MNY |
| 厂商： | Microchip Technology |
| 文件页数： | 8/34页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM SER 128BIT 2.5V 8TDFN |
| 标准包装： | 3,300 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 128（16 x 8） |
| 速度： | 100kHz，400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-WFDFN 裸露焊盘 |
| 供应商设备封装： | 8-TDFN（2x3） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
24AA00/24LC00/24C00
6.0
6.1
WRITE OPERATIONS
Byte Write
condition. This initiates the internal write cycle, and
during this time the 24XX00 will not generate Acknowl-
edge signals (Figure 6-1). After a byte Write command,
the internal address counter will not be incremented
Following the Start signal from the master, the device
code (4 bits), the “don’t care” bits (3 bits), and the R/W
bit (which is a logic low) are placed onto the bus by the
master transmitter. This indicates to the addressed
slave receiver that a byte with a word address will
follow after it has generated an Acknowledge bit during
the ninth clock cycle. Therefore, the next byte transmit-
ted by the master is the word address and will be
written into the Address Pointer of the 24XX00. Only
the lower four address bits are used by the device, and
the upper four bits are “don’t cares.” The 24XX00 will
acknowledge the address byte and the master device
will then transmit the data word to be written into the
addressed memory location. The 24XX00 acknowl-
edges again and the master generates a Stop
and will point to the same address location that was just
written. If a Stop bit is transmitted to the device at any
point in the Write command sequence before the entire
sequence is complete, then the command will abort
and no data will be written. If more than 8 data bits are
transmitted before the Stop bit is sent, then the device
will clear the previously loaded byte and begin loading
the data buffer again. If more than one data byte is
transmitted to the device and a Stop bit is sent before a
full eight data bits have been transmitted, then the
Write command will abort and no data will be written.
The 24XX00 employs a V CC threshold detector circuit
which disables the internal erase/write logic if the V CC
is below 1.5V (24AA00 and 24LC00) or 3.8V (24C00)
at nominal conditions.
FIGURE 6-1:
BYTE WRITE
BUS ACTIVITY
MASTER
S
T
A
R
T
Control
Byte
Word
Address
Data
S
T
O
P
SDA LINE
S 1
0
1
0
x x
x
0
x
x
x
x
P
BUS ACTIVITY
A
C
K
A
C
K
A
C
K
x = “don’t care” bit
DS21178H-page 8
? 1996-2011 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| 24C00T-I/MNY | IC EEPROM SER 128BIT 5V 8TDFN |
| 24AA00T-I/MNY | IC EEPROM SER 128BIT 1.8V 8TDFN |
| 11LC161T-I/TT | IC EEPROM 16K SER IND SOT23-3 |
| 11AA161T-I/TT | IC EEPROM 16K SER IND SOT23-3 |
| 11LC020T-E/TT | IC EEPROM 2K FLASH SOT-23-3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24LC00T-IOT | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128 Bit I 2 C? Bus Serial EEPROM |
| 24LC00T-IOTG | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128-Bit I2Ca?￠ Bus Serial EEPROM |
| 24LC00T-IP | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128 Bit I 2 C? Bus Serial EEPROM |
| 24LC00T-ISN | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128 Bit I 2 C? Bus Serial EEPROM |
| 24LC00T-IST | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128 Bit I2C Bus Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。