- 您现在的位置：买卖IC网 > PDF目录4296 > 24LC014HT-E/ST (Microchip Technology)IC EEPROM 1KBIT 400KHZ 8TSSOP PDF资料下载
参数资料
| 型号： | 24LC014HT-E/ST |
| 厂商： | Microchip Technology |
| 文件页数： | 6/28页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 1KBIT 400KHZ 8TSSOP |
| 标准包装： | 2,500 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 1K (128 x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
24AA014H/24LC014H
3.0
FUNCTIONAL DESCRIPTION
4.4
Data Valid (D)
The 24AA014H/24LC014H supports a bidirectional,
2-wire bus and data transmission protocol. A device
that sends data onto the bus is defined as transmitter,
and a device receiving data as receiver. The bus has
to be controlled by a master device that generates the
Serial Clock (SCL), controls the bus access and gen-
erates the Start and Stop conditions while the
24AA014H/24LC014H works as slave. Both master
and slave can operate as transmitter or receiver, but
the master device determines which mode is
activated.
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device and is,
theoretically, unlimited, though only the last sixteen will
4.0
BUS CHARACTERISTICS
be stored when doing a write operation. When an
overwrite does occur, it will replace data in a first-in
The following bus protocol has been defined:
first-out fashion.
? Data transfer may be initiated only when the bus
is not busy.
4.5
Acknowledge
? During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Each receiving device, when addressed, is required to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this Acknowledge bit.
Accordingly, the following bus conditions have been
defined (Figure 4-1).
Note:
The 24AA014H/24LC014H does not gen-
erate any Acknowledge bits if an internal
programming cycle is in progress.
4.1
Bus Not Busy (A)
The device that acknowledges has to pull down the
Both data and clock lines remain high.
SDA line during the Acknowledge clock pulse in such a
way that the SDA line is stable low during the high
4.2
Start Data Transfer (B)
period of the acknowledge-related clock pulse. Of
course, setup and hold times must be taken into
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
account. A master must signal an end of data to the
slave by not generating an Acknowledge bit on the last
byte that has been clocked out of the slave. In this case,
the slave must leave the data line high to enable the
4.3
Stop Data Transfer (C)
master to generate the Stop condition (Figure 4-2).
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.
FIGURE 4-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS CHARACTERISTICS
SCL
(A)
(B)
(C)
(D)
(C)
(A)
SDA
Start
Condition
Address or
Acknowledge
Valid
Data
Allowed
to Change
Stop
Condition
DS22077B-page 6
Preliminary
? 2008 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| XC2S50-5TQ144C | IC FPGA 2.5V 384 CLB'S 144-TQFP |
| 24LC16B-I/MC | IC EEPROM 16KBIT 400KHZ 8DFN |
| 748610-4 | CONN D-SUB SOCKET 22-28AWG AU |
| XC6SLX4-3CPG196C | IC FPGA SPARTAN 6 3K 196CPGBGA |
| XC6SLX4-L1TQG144C | IC FPAG SPARTAN 6 3K 144TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24LC014HT-I/MC | 功能描述:电可擦除可编程只读存储器 1K 128 X 8 SER EE 2.5V IND 1/2 ARAY WP RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24LC014HT-I/MNY | 功能描述:电可擦除可编程只读存储器 1K 128 X 8 SERIAL EE 2.5V IND 1/2 ARRAYWP RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24LC014HT-I/MS | 功能描述:电可擦除可编程只读存储器 1K 128 X 8 SER EE 2.5V IND 1/2 ARAY WP RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24LC014HT-I/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K I2C? Serial EEPROM with Half-Array Write-Protect |
| 24LC014HT-I/SN | 功能描述:电可擦除可编程只读存储器 1K 128 X 8 SER EE 2.5V IND 1/2 ARAY WP RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。