参数资料
型号: 24LC01BT/SN
厂商: Microchip Technology
文件页数: 3/34页
文件大小: 0K
描述: IC EEPROM 1KBIT 400KHZ 8SOIC
产品培训模块: I2C Serial EEPROM
标准包装: 3,300
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 1K (128 x 8)
速度: 400kHz
接口: I²C,2 线串口
电源电压: 2.5 V ~ 5.5 V
工作温度: 0°C ~ 70°C
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
供应商设备封装: 8-SOICN
包装: 带卷 (TR)
24AA01/24LC01B
TABLE 1-2:
AC CHARACTERISTICS
AC CHARACTERISTICS
Industrial (I): T A = -40°C to +85°C, V CC = +1.7V to +5.5V
Automotive (E): T A = -40°C to +125°C, V CC = +2.5V to +5.5V
Param.
No.
1
Sym.
F CLK
Characteristic
Clock frequency
Min.
Typ.
Max.
400
Units
kHz
Conditions
2.5V ≤ V CC ≤ 5.5V
100
1.7V ≤ V CC < 2.5V (24AA01)
2
T HIGH
Clock high time
600
ns
2.5V ≤ V CC ≤ 5.5V
4000
1.7V ≤ V CC < 2.5V (24AA01)
3
4
T LOW
T R
Clock low time
SDA and SCL rise time
1300
4700
300
ns
ns
2.5V ≤ V CC ≤ 5.5V
1.7V ≤ V CC < 2.5V (24AA01)
2.5V ≤ V CC ≤ 5.5V
(Note 1)
1000
1.7V ≤ V CC < 2.5V (24AA01)
5
T F
SDA and SCL fall time
300
ns
(Note 1)
6
7
T HD : STA
T SU : STA
Start condition hold time
Start condition setup
600
4000
600
ns
ns
2.5V ≤ V CC ≤ 5.5V
1.7V ≤ V CC < 2.5V (24AA01)
2.5V ≤ V CC ≤ 5.5V
time
4700
1.7V ≤ V CC < 2.5V (24AA01)
8
T HD : DAT
Data input hold time
0
ns
(Note 2)
9
10
T SU : DAT
T SU : STO
Data input setup time
Stop condition setup
100
250
600
ns
ns
2.5V ≤ V CC ≤ 5.5V
1.7V ≤ V CC < 2.5V (24AA01)
2.5V ≤ V CC ≤ 5.5V
time
4000
1.7V ≤ V CC < 2.5V (24AA01)
11
T AA
Output valid from clock
900
ns
2.5V ≤ V CC ≤ 5.5V
(Note 2)
3500
1.7V ≤ V CC < 2.5V (24AA01)
12
T BUF
Bus free-time: Time the
bus must be free before
1300
4700
ns
2.5V ≤ V CC ≤ 5.5V
1.7V ≤ V CC < 2.5V (24AA01)
a new transmission can
start
13
T OF
Output fall time from V IH
20+0.1C B
250
ns
2.5V ≤ V CC ≤ 5.5V
minimum to V IL
250
1.7V ≤ V CC < 2.5V (24AA01)
maximum
14
T SP
Input filter spike
50
ns
(Notes 1 and 3)
suppression
(SDA and SCL pins)
15
T WC
Write cycle time
5
ms
(byte or page)
16
Endurance
1M
cycles 25°C, (Note 4)
Note 1:
2:
3:
4:
Not 100% tested. C B = total capacitance of one bus line in pF.
As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
The combined T SP and V HYS specifications are due to new Schmitt Trigger inputs which provide improved
noise spike suppression. This eliminates the need for a T I specification for standard operation.
This parameter is not tested but ensured by characterization. For endurance estimates in a specific
application, please consult the Total Endurance? Model which can be obtained from Microchip’s web site
at www.microchip.com.
? 2009 Microchip Technology Inc.
DS21711J-page 3
相关PDF资料
PDF描述
EP20K400EFC672-2 IC APEX 20KE FPGA 400K 672-FBGA
AMM24DTBN-S189 CONN EDGECARD 48POS R/A .156 SLD
5-445007-1 CONN D-SUB PLUG HSING 25POS STD
AMM24DTBH-S189 CONN EDGECARD 48POS R/A .156 SLD
EP2AGX95EF35C5N IC ARRIA II GX FPGA 95K 1152FBGA
相关代理商/技术参数
参数描述
24LC01-E/MSG 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K I2C Serial EEPROM
24LC01-E/OTG 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K I2C Serial EEPROM
24LC01-E/PG 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K I2C Serial EEPROM
24LC01-E/SNG 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K I2C Serial EEPROM
24LC01-E/STG 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K I2C Serial EEPROM