- 您现在的位置：买卖IC网 > PDF目录4248 > 24LC256T-I/ST (Microchip Technology)IC EEPROM 256KBIT 400KHZ 8TSSOP PDF资料下载
参数资料
| 型号： | 24LC256T-I/ST |
| 厂商： | Microchip Technology |
| 文件页数： | 6/38页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 256KBIT 400KHZ 8TSSOP |
| 产品培训模块： | I2C Serial EEPROM |
| 标准包装： | 2,500 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 256K (32K x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 带卷 (TR) |
| 其它名称： | 24LC256T-I/STG 24LC256T-I/STG-ND 24LC256TI/ST |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
24AA256/24LC256/24FC256
4.0
BUS CHARACTERISTICS
4.4
Data Valid (D)
The following bus protocol has been defined:
? Data transfer may be initiated only when the bus
is not busy.
? During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line, while the clock line is high, will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 4-1).
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device.
4.1
Bus Not Busy (A)
4.5
Acknowledge
Both data and clock lines remain high.
Each receiving device, when addressed, is obliged to
4.2
Start Data Transfer (B)
generate an Acknowledge signal after the reception of
each byte. The master device must generate an extra
A high-to-low transition of the SDA line while the clock
(SCL) is high, determines a Start condition. All
clock pulse which is associated with this Acknowledge
bit.
commands must be preceded by a Start condition.
Note:
The 24XX256 does not generate any
4.3
Stop Data Transfer (C)
Acknowledge bits if an internal
programming cycle is in progress.
A low-to-high transition of the SDA line, while the clock
(SCL) is high, determines a Stop condition. All
operations must end with a Stop condition.
DS21203R-page 6
A device that acknowledges must pull down the SDA
line during the acknowledge clock pulse in such a way
that the SDA line is stable low during the high period of
the acknowledge related clock pulse. Of course, setup
and hold times must be taken into account. During
reads, a master must signal an end of data to the slave
by NOT generating an Acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the
slave (24XX256) will leave the data line high to enable
the master to generate the Stop condition.
? 1998-2011 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| 7-745129-1 | CONN FERRULE INNER CRIMP DB15-37 |
| 1478764-2 | CRIMP KIT 7.5MM |
| 1478764-1 | CRIMP KIT 6.0MM |
| 1478764-4 | CRIMP KIT 9.5MM |
| 93LC76-I/P | IC EEPROM 8KBIT 3MHZ 8DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24LC32A/P | 功能描述:电可擦除可编程只读存储器 4kx8 - 5V - 2.5V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24LC32A/P | 制造商:Microchip Technology Inc 功能描述:IC EEPROM SERIAL 32K 24LC32 DIP8 |
| 24LC32A/S15K | 制造商:Microchip Technology Inc 功能描述:32K, 4K X 8, 2.5V SERIAL DIE IN WAFFLE PK - Gel-pak, waffle pack, wafer, diced wafer on film |
| 24LC32A/SM | 功能描述:电可擦除可编程只读存储器 4kx8 - 5V - 2.5V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24LC32A/SM | 制造商:Microchip Technology Inc 功能描述:EEPROM SERIAL 32K 24LC32 SOIC8 |
发布紧急采购，3分钟左右您将得到回复。