- 您现在的位置：买卖IC网 > PDF目录4283 > 24LC64FT-I/ST (Microchip Technology)IC SRL EEPROM 8KX8 2.5V 8-TSSOP PDF资料下载
参数资料
| 型号： | 24LC64FT-I/ST |
| 厂商： | Microchip Technology |
| 文件页数： | 8/36页 |
| 文件大小： | 0K |
| 描述： | IC SRL EEPROM 8KX8 2.5V 8-TSSOP |
| 标准包装： | 2,500 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 64K (8K x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
24AA64F/24LC64F/24FC64F
6.0
WRITE OPERATIONS
6.2
Page Write
6.1
Byte Write
The write control byte, word address and the first data
byte are transmitted to the 24XX64F in the same way
Following the Start condition from the master, the
control code (four bits), the Chip Select (three bits) and
the R/W bit (which is a logic low) are clocked onto the
bus by the master transmitter. This indicates to the
addressed slave receiver that the address high byte will
follow once it has generated an Acknowledge bit during
the ninth clock cycle. Therefore, the next byte transmit-
ted by the master is the high-order byte of the word
address and will be written into the Address Pointer of
the 24XX64F. The next byte is the Least Significant
Address Byte. After receiving another Acknowledge
signal from the 24XX64F, the master device will trans-
mit the data word to be written into the addressed mem-
ory location. The 24XX64F acknowledges again and
the master generates a Stop condition. This initiates
the internal write cycle and, during this time, the
as in a byte write. However, instead of generating a
Stop condition, the master transmits up to 31 additional
bytes which are temporarily stored in the on-chip page
buffer and will be written into memory once the master
has transmitted a Stop condition. Upon receipt of each
word, the five lower Address Pointer bits are internally
incremented by one. If the master should transmit more
than 32 bytes prior to generating the Stop condition, the
address counter will roll over and the previously
received data will be overwritten. As with the byte write
operation, once the Stop condition is received, an inter-
nal write cycle will begin ( Figure 6-2 ). If an attempt is
made to write to the array with the WP pin held high, the
device will acknowledge the command, but no write
cycle will occur, no data will be written, and the device
will immediately accept a new command.
24XX64F will not generate Acknowledge signals
( Figure 6-1 ). If an attempt is made to write to the array
with the WP pin held high, the device will acknowledge
the command, but no write cycle will occur, no data will
be written and the device will immediately accept a new
command. After a byte Write command, the internal
address counter will point to the address location fol-
lowing the one that was just written.
Note:
6.3
Page write operations are limited to writ-
ing bytes within a single physical page,
regardless of the number of bytes
actually being written. Physical page
boundaries start at addresses that are
integer multiples of the page buffer size
(or ‘page size’) and end at addresses that
are integer multiples of [page size – 1]. If
a Page Write command attempts to write
across a physical page boundary, the
result is that the data wraps around to the
beginning of the current page (overwriting
data previously stored there), instead of
being written to the next page, as might be
expected. It is therefore necessary for the
application software to prevent page write
operations that would attempt to cross a
page boundary.
Write Protection
The WP pin allows the user to write-protect 1/4 of the
array (1800h-1FFFh) when the pin is tied to V CC . If tied
to V SS the write protection is disabled. The WP pin is
sampled at the Stop bit for every Write command
( Figure 4-1 ). Toggling the WP pin after the Stop bit will
have no effect on the execution of the write cycle.
DS22154B-page 8
? 2009-2012 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| 24AA64FT-I/ST | IC SRL EEPROM 8KX8 1.8V 8-TSSOP |
| RMC65DRYN-S13 | CONN EDGECARD 130PS .100 EXTEND |
| RSC65DRYH-S13 | CONN EDGECARD 130POS .100 EXTEND |
| XA6SLX9-2CSG324I | IC FPAG SPARTAN 6 9K 324CSGBGA |
| RMC65DRYH-S13 | CONN EDGECARD 130PS .100 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24LC64-I/MNY | 功能描述:电可擦除可编程只读存储器 64K 8K X 8 1.8V SER EE IND RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24LC64-I/MS | 功能描述:电可擦除可编程只读存储器 8kx8 - 2.5V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24LC64-I/MS | 制造商:Microchip Technology Inc 功能描述:Serial EEPROM IC |
| 24LC64-I/MSG | 功能描述:电可擦除可编程只读存储器 8kx8 - 2.5V Lead Free Package RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24LC64-I/P | 功能描述:电可擦除可编程只读存储器 8kx8 - 2.5V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。