- 您现在的位置：买卖IC网 > PDF目录4549 > 25AA128T-I/ST (Microchip Technology)IC EEPROM 128KBIT 10MHZ 8TSSOP PDF资料下载
参数资料
| 型号： | 25AA128T-I/ST |
| 厂商： | Microchip Technology |
| 文件页数： | 13/32页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 128KBIT 10MHZ 8TSSOP |
| 标准包装： | 1 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 128K (16K x 8) |
| 速度： | 10MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 标准包装 |
| 产品目录页面： | 1450 (CN2011-ZH PDF) |
| 其它名称： | 25AA128T-I/STDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
25AA128/25LC128
3.0
PIN DESCRIPTIONS
The WP pin function is blocked when the WPEN bit in
the STATUS register is low. This allows the user to
The descriptions of the pins are listed in Table 3-1.
install the 25XX128 in a system with WP pin grounded
and still be able to write to the STATUS register. The
TABLE 3-1:
PIN FUNCTION TABLE
WP pin functions will be enabled when the WPEN bit is
set high.
Name
CS
SO
Pin
Number
1
2
X-Rotated
Pin
Number
3
4
Function
Chip Select Input
Serial Data Output
3.4 Serial Input (SI)
The SI pin is used to transfer data into the device. It
receives instructions, addresses and data. Data is
latched on the rising edge of the serial clock.
WP
3
5
Write-Protect Pin
3.5
Serial Clock (SCK)
V SS
SI
SCK
HOLD
4
5
6
7
6
7
8
1
Ground
Serial Data Input
Serial Clock Input
Hold Input
The SCK is used to synchronize the communication
between a master and the 25XX128. Instructions,
addresses or data present on the SI pin are latched on
the rising edge of the clock input, while data on the SO
pin is updated after the falling edge of the clock input.
V CC
8
2
Supply Voltage
3.6
Hold (HOLD)
Note:
3.1
The exposed pad on the DFN package
can be connected to V SS or left floating.
Chip Select (CS)
The HOLD pin is used to suspend transmission to the
25XX128 while in the middle of a serial sequence with-
out having to retransmit the entire sequence again. It
must be held high any time this function is not being
A low level on this pin selects the device. A high level
deselects the device and forces it into Standby mode.
However, a programming cycle which is already
initiated or in progress will be completed, regardless of
the CS input signal. If CS is brought high during a
program cycle, the device will go into Standby mode as
soon as the programming cycle is complete. When the
device is deselected, SO goes to the high-impedance
state, allowing multiple parts to share the same SPI
bus. A low-to-high transition on CS after a valid write
sequence initiates an internal write cycle. After power-
up, a low level on CS is required prior to any sequence
being initiated.
used. Once the device is selected and a serial
sequence is underway, the HOLD pin may be pulled
low to pause further serial communication without
resetting the serial sequence. The HOLD pin must be
brought low while SCK is low, otherwise the HOLD
function will not be invoked until the next SCK high-to-
low transition. The 25XX128 must remain selected
during this sequence. The SI, SCK and SO pins are in
a high-impedance state during the time the device is
paused and transitions on these pins will be ignored. To
resume serial communication, HOLD must be brought
high while the SCK pin is low, otherwise serial
communication will not resume. Lowering the HOLD
line at any time will tri-state the SO line.
3.2
Serial Output (SO)
The SO pin is used to transfer data out of the 25XX128.
During a read cycle, data is shifted out on this pin after
the falling edge of the serial clock.
3.3
Write-Protect (WP)
This pin is used in conjunction with the WPEN bit in the
STATUS register to prohibit writes to the nonvolatile
bits in the STATUS register. When WP is low and
WPEN is high, writing to the nonvolatile bits in the
STATUS register is disabled. All other operations
function normally. When WP is high, all functions,
including writes to the nonvolatile bits in the STATUS
register, operate normally. If the WPEN bit is set, WP
low during a STATUS register write sequence will dis-
able writing to the STATUS register. If an internal write
cycle has already begun, WP going low will have no
effect on the write.
? 2003-2011 Microchip Technology Inc.
DS21831E-page 13
相关PDF资料 |
PDF描述 |
|---|---|
| ACB75DHNN | CONN EDGECARD 150PS .050 DIP SLD |
| ABB75DHNN | CONN EDGECARD 150PS .050 DIP SLD |
| ACB75DHND | CONN EDGECARD 150PS .050 DIP SLD |
| 23K640-I/SN | IC SRAM 64KBIT 20MHZ 8SOIC |
| ABB75DHND | CONN EDGECARD 150PS .050 DIP SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 25AA128X | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128K SPI Bus Serial EEPROM |
| 25AA128X-E/MF | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128K SPI Bus Serial EEPROM |
| 25AA128X-E/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128K SPI Bus Serial EEPROM |
| 25AA128X-E/SN | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128K SPI Bus Serial EEPROM |
| 25AA128X-E/ST | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:128K SPI Bus Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。