参数资料
| 型号： | 25AA640-I/P |
| 厂商： | Microchip Technology |
| 文件页数： | 9/24页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 64KBIT 1MHZ 8DIP |
| 标准包装： | 60 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 64K (8K x 8) |
| 速度： | 1MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 8-PDIP |
| 包装： | 管件 |
| 产品目录页面： | 1449 (CN2011-ZH PDF) |
25AA640/25LC640
3.4
Write Enable (WREN) and
Write Disable (WRDI)
The following is a list of conditions under which the
write enable latch will be reset:
The 25XX640 contains a write enable latch. See
Table 3-3 for the Write-Protect Functionality Matrix.
This latch must be set before any write operation will be
completed internally. The WREN instruction will set the
latch, and the WRDI will reset the latch.
FIGURE 3-4:
WRITE ENABLE SEQUENCE
CS
?
?
?
?
Power-up
WRDI instruction successfully executed
WRSR instruction successfully executed
WRITE instruction successfully executed
0
1
2
3
4
5
6
7
SCK
SI
0
0
0
0
0
1
1
0
High-Impedance
SO
FIGURE 3-5:
WRITE DISABLE SEQUENCE
CS
0
1
2
3
4
5
6
7
SCK
SI
0
0
0
0
0
1
1 0
0
High-Impedance
SO
? 2008 Microchip Technology Inc.
DS21223H-page 9
相关PDF资料 |
PDF描述 |
|---|---|
| 5552561-8 | CONN CHAMP BAIL LOCK KIT |
| SST25VF010A-33-4C-QAE-T | IC FLASH SER 1MB 33MHZ SPI 8WSON |
| 24FC128T-I/MF | IC EEPROM 128KB 1MHZ 8DFN-S |
| 24LC128T-I/MF | IC EEPROM 128KBIT 400KHZ 8DFN |
| 24AA128T-I/MF | IC EEPROM 128KBIT 400KHZ 8DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 25AA640T | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640T-E/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640T-E/SN | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640T-E/ST | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640T-I/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。