- 您现在的位置：买卖IC网 > PDF目录4255 > 25AA640AT-I/ST (Microchip Technology)IC EEPROM 64KBIT 10MHZ 8TSSOP PDF资料下载
参数资料
| 型号： | 25AA640AT-I/ST |
| 厂商： | Microchip Technology |
| 文件页数： | 10/36页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 64KBIT 10MHZ 8TSSOP |
| 标准包装： | 2,500 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 64K (8K x 8) |
| 速度： | 10MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 带卷 (TR) |
| 其它名称： | 25AA640AT-I/STTR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
25AA640A/25LC640A
2.5
Read Status Register Instruction
( RDSR )
The Write Enable Latch (WEL) bit indicates the status
of the write enable latch and is read-only. When set to
a ‘ 1 ’, the latch allows writes to the array, when set to a
The Read Status Register instruction ( RDSR ) provides
access to the STATUS register. The STATUS register
may be read at any time, even during a write cycle. The
STATUS register is formatted as follows:
‘ 0 ’, the latch prohibits writes to the array. The state of
this bit can always be updated via the WREN or WRDI
commands regardless of the state of write protection
on the STATUS register. These commands are shown
in Figure 2-4 and Figure 2-5.
TABLE 2-2:
STATUS REGISTER
The Block Protection (BP0 and BP1) bits indicate
7 6 5 4 3 2 1
W/R – – – W/R W/R R
WPEN X X X BP1 BP0 WEL
W/R = writable/readable. R = read-only.
0
R
WIP
which blocks are currently write-protected. These bits
are set by the user issuing the WRSR instruction. These
bits are nonvolatile, and are shown in Table 2-3.
See Figure 2-6 for the RDSR timing sequence.
The Write-In-Process (WIP) bit indicates whether the
25XX640A is busy with a write operation. When set to
a ‘ 1 ’, a write is in progress, when set to a ‘ 0 ’, no write
is in progress. This bit is read-only.
The STATUS register can be continually read until the
CS is de-asserted.
FIGURE 2-6:
CS
READ STATUS REGISTER TIMING SEQUENCE ( RDSR )
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
SCK
Instruction
SI
0
0
0
0
0
1
0
1
SO
High-Impedance
7
Data from STATUS Register
6 5 4 3 2
1
0
DS21830E-page 10
? 2003-2012 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| XCV50E-7FG256I | IC FPGA 1.8V I-TEMP 256-FBGA |
| HMC60DREH | CONN EDGECARD 120POS .100 EYELET |
| XC6SLX75-3CSG484I | IC FPGA SPARTAN 6 74K 484CSGBGA |
| 23K640T-I/SN | IC SRAM 64KBIT 20MHZ 8SOIC |
| XC6SLX100-N3FGG484C | IC FPGA SPARTAN-6 484FPGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 25AA640AX | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640AX-E/MF | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640AX-E/MNY | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640AX-E/MS | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640AX-E/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。